

REV

ECN

DESCRIPTION OF REVISION

CK APPD
DATE

2011-02-08

D

C

B

A

D

C

B

A

DRAWING

TITLE=K62

ABBREV=DRAWING

LAST_MODIFIED=Tue Feb 8 15:20:30 2011

DRAWING TITLE

SCH, K62, MLB

Apple Inc.

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-8442

SIZE

D

REVISION

10.1.0

BRANCH

PAGE

1 OF 110

SHEET

1 OF 101

8

7

6


5


4

3

2

1





SYNC MASTER=K62 JERRY		SYNC DATE=01/09/2011	
PAGE TITLE			
Power Block Diagram			
 Apple Inc.		DRAWING NUMBER	051-8442
		SIZE	D
		REVISION	10.1.0
		BRANCH	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		3	OF 110
SHEET		3	OF 101

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
085-1226	PCBA, MLB, DEV, K62	DEVELOPMENT, DEV_GROUP
639-1769	PCBA, MLB, K62, 2. 8G, 4C, PRQ, P2_ODD	K62, 2P8GHZ_SNB_CPU, BASIC1, BASIC2, CPUVCORE-4PH, ODD_SATA:P2, YES_DBG
639-1776	PCBA, MLB, K62, 3. 1G, 4C, PRQ, P2_ODD	K62, 3P1GHZ_SNB_CPU, BASIC1, BASIC2, CPUVCORE-4PH, ODD_SATA:P2, YES_DBG
639-1771	PCBA, MLB, K62, 3. 4G, 4C, PRQ, P2_ODD	K62, 3P4GHZ_SNB_CPU, BASIC1, BASIC2, CPUVCORE-4PH, ODD_SATA:P2, YES_DBG
639-2186	PCBA, MLB, K62, 2. 8G, 4C, PRQ, P2_ODD, NO_DBG	K62, 2P8GHZ_SNB_CPU, BASIC1, BASIC2, CPUVCORE-4PH, ODD_SATA:P2, NO_DBG
639-2187	PCBA, MLB, K62, 3. 1G, 4C, PRQ, P2_ODD, NO_DBG	K62, 3P1GHZ_SNB_CPU, BASIC1, BASIC2, CPUVCORE-4PH, ODD_SATA:P2, NO_DBG
639-2188	PCBA, MLB, K62, 3. 4G, 4C, PRQ, P2_ODD, NO_DBG	K62, 3P4GHZ_SNB_CPU, BASIC1, BASIC2, CPUVCORE-4PH, ODD_SATA:P2, NO_DBG
639-2124	PCBA, MLB, K62, 2. 8G, 4C, PRQ, P1_ODD	K62, 2P8GHZ_SNB_CPU, BASIC1, BASIC2, CPUVCORE-4PH, ODD_SATA:P1, YES_DBG
639-2121	PCBA, MLB, K62, 3. 1G, 4C, PRQ, P1_ODD	K62, 3P1GHZ_SNB_CPU, BASIC1, BASIC2, CPUVCORE-4PH, ODD_SATA:P1, YES_DBG
639-2123	PCBA, MLB, K62, 3. 4G, 4C, PRQ, P1_ODD	K62, 3P4GHZ_SNB_CPU, BASIC1, BASIC2, CPUVCORE-4PH, ODD_SATA:P1, YES_DBG
639-2129	PCBA, MLB, K62, 2. 8G, 4C, PRQ, P1_ODD, NO_DBG	K62, 2P8GHZ_SNB_CPU, BASIC1, BASIC2, CPUVCORE-4PH, ODD_SATA:P1, NO_DBG
639-2131	PCBA, MLB, K62, 3. 1G, 4C, PRQ, P1_ODD, NO_DBG	K62, 3P1GHZ_SNB_CPU, BASIC1, BASIC2, CPUVCORE-4PH, ODD_SATA:P1, NO_DBG
639-2130	PCBA, MLB, K62, 3. 4G, 4C, PRQ, P1_ODD, NO_DBG	K62, 3P4GHZ_SNB_CPU, BASIC1, BASIC2, CPUVCORE-4PH, ODD_SATA:P1, NO_DBG

BOM GROUPS

BOM GROUP	BOM OPTIONS
BASIC1	COMMON, ALTERNATE, MXM, FCIM, CPU_1V5_SENSE, CPU_VCCSA_SENSE, 1V05_PCH_SENSE
BASIC2	HUB_USX2061_A, AP, BT, IR, T29, VAXG, PRODUCTION
DEV_GROUP	VREFMRGN_A, VREFMRGN_B, DIMM_1V5_SENSE
YES_DBG	XDP, XDP_CONN, XDP_CPU_BPM, MOJOMUX: YES, LPCPLUS: YES
NO_DBG	MOJOMUX: NO, LPCPLUS: NO

CPU SOCKET & ILM SUB-BOMS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
511S0071	1	SOCKET, LGA1155, CPU- LF	U1000	CRITICAL	TYCO_SOCKET
604-1474	1	ASSY, PURCHASED, ILM, TYCO	ILM	CRITICAL	TYCO_SOCKET
511S0073	1	SOCKET, LGA1155, CPU- LF	U1000	CRITICAL	MOLEX_SOCKET
604-1161	1	ASSY, PURCHASED, ILM, MOLEX	ILM	CRITICAL	MOLEX_SOCKET

BOM NUMBER	BOM NAME	BOM OPTIONS
085-2451	SUB ASSY,CPU SOCKET,K62,TYCO	TYCO_SOCKET
085-2450	SUB ASSY,CPU SOCKET,K62,MOLEX	MOLEX_SOCKET

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
085-2451	1	TYCO CPU SOCKET AND ILM	SKT_ILM	CRITICAL	

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
085-2450	085-2451		SKT_ILM	MOLEX ALTERNATE

BOARD STACK-UP

TOP	SIGNAL
2	GROUND
3	SIGNAL
4	POWER
5	POWER
6	SIGNAL
7	GROUND
BOTTOM	SIGNAL

COMMON

	PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION	
RAW: 335S0807	337S4088	1	IC, COUGAR POINT, SL34F, B0B2Z68, PRQ, B3	U1800	CRITICAL		
	353S3055	2	IC, P13VEDP212, X2 DP MUX, QFN	U9390, U9590	CRITICAL		
	338S0753	1	IC, FW643, 1394B_PCIE, PHY/LINK	U4100	CRITICAL		
	825-7122	1	MLB LABEL, 48 .0X4 .8	X14	CRITICAL		
	343S0534	1	IC, BCM57765, ENET&SD, 8X8	U3900	CRITICAL		
	341T0184	1	FLASH, EFI BOOTROM, K60/K62	U6100	CRITICAL		
	RAW: 335S0539	341T0328	1	SFLASH ENET 2MBIT, CIV	U3990	CRITICAL	
	338S0945	1	T29 ROUTER, IC, ASSP	U9700	CRITICAL	T29	
	RAW: 335S0550	341T0329	1	IC, T29 SERIAL EEPROM	U9790	CRITICAL	T29
	RAW: 337S3997	341T0327	2	IC, MCU, 32B, LPC1112A, 16KB/2KB, HVQFN25	U9330, U9530	CRITICAL	T29
RAW: 338S0878	341T0186	1	IC, SMC, K62	U4900	CRITICAL		

CPUS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33754042	1	SNB, SR00D, PRQ, D2, 2.8, 95W, 4+2, 6M, LGA	CPU	CRITICAL	2P8GHZ_SNB_CPU
33754040	1	SNB, SR00Q, PRQ, D2, 3.1, 95W, 4+2, 6M, LGA	CPU	CRITICAL	3P1GHZ_SNB_CPU
33754041	1	SNB, SR00B, PRQ, D2, 3.4, 95W, 4+2, 8M, LGA	CPU	CRITICAL	3P4GHZ_SNB_CPU

K62 PARTS


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
951-8442	1	SCH, MLB, K62	SCH1		K62
820-2828	1	PCBF, MLB, K62	MLB1		K62

K62 ALTERNATE PARTS


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
12850298	12850293		ALL	330UF
37150679	37150652		ALL	PIN DIODE
377S0167	377S0666		ALL	USB DIODE
376S0972	376S0612		ALL	ROHM TRA-BJT

SYNC MASTER=K62 AARON		SYNC DATE=N/A	
PAGE TITLE			
BOM Configuration			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-8442	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		10.1.0	
		BRANCH	
		PAGE	4 OF 110
		SHEET	4 OF 101


S5 Led




ALL_SYS_PWRGD Led











MXM PWR GOOD Led




VIDEO ON Led



PROTO DEBUG LEDS ARE SHOWN BELOW




PAGE TITLE		SYNC MASTER=K62_AARON		SYNC DATE=07/01/2009	
DEBUG LEDS		DRAWING NUMBER		SIZE	
Apple Inc.		051-8442		D	
NOTICE OF PROPRIETARY PROPERTY:		REVISION		10.1.0	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE		5 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET		5 OF 101	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					




CPU Heatsink

4mm Plated Holes (998-0850)



DIMM CONNECTOR NUTS

Nuts (805-9582)



PCH HEATSINK MTG HOLES (NON-PLATED HOLE ON PCB ONLY)

Rear Cover


STANDOFFS (WAS 860-1255 BUT NOW REPLACED WITH 860-1430)



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
860-1430	6	STANDOFF, MLB, K60/K62	SDF0713, SDF0714, SDF0715, SDF0717, SDF0718, SDF0719	COMMON


Backer Plate

Nuts (835-0269)




For EMC

EMC Spring (870-1577); Near DIMMs




EMC POGO Pins (870-1698); Near DIMMs





SYNC MASTER=K62, AARON		SYNC DATE=11/30/2009	
PAGE TITLE		Holes	
		DRAWING NUMBER	051-8442
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	10.1.0
		BRANCH	
		PAGE	7 OF 110
		SHEET	7 OF 101


8	7	6	5	4	3	2	1
UNUSED CPU SIGNALS		NC ON UNUSED PCIE ALIASES		NC ON UNUSED DISPLAY ALIASES		NC ON UNUSED FDI ALIASES	
19 TP_CPU_RSVD<16..1> == NC_CPU_RSVD<16..1> MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_CPU_RSVD<46..19> == NC_CPU_RSVD<46..19> MAKE_BASE=TRUE NO_TEST=TRUE		18 TP_PCIE_CLK100M_PE5P == NC_PCIE_CLK100M_PE5P MAKE_BASE=TRUE NO_TEST=TRUE 18 TP_PCIE_CLK100M_PE5N == NC_PCIE_CLK100M_PE5N MAKE_BASE=TRUE NO_TEST=TRUE 21 TP_PCIE_CLK100M_PE6P == NC_PCIE_CLK100M_PE6P MAKE_BASE=TRUE NO_TEST=TRUE 21 TP_PCIE_CLK100M_PE6N == NC_PCIE_CLK100M_PE6N MAKE_BASE=TRUE NO_TEST=TRUE 21 TP_PCIE_CLK100M_PE7P == NC_PCIE_CLK100M_PE7P MAKE_BASE=TRUE NO_TEST=TRUE 21 TP_PCIE_CLK100M_PE7N == NC_PCIE_CLK100M_PE7N MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_PE_RX_N<3..0> == NC_PE_RXN<3..0> MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_PE_RX_P<3..0> == NC_PE_RXP<3..0> MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_PE_TX_N<3..0> == NC_PE_TXN<3..0> MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_PE_TX_P<3..0> == NC_PE_TXP<3..0> MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_PCIE_D2R_PERN4 == NC_PCIE_D2R_PERN4 MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_PCIE_D2R_PERP4 == NC_PCIE_D2R_PERP4 MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_PCIE_R2D_PETN4 == NC_PCIE_R2D_PETN4 MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_PCIE_R2D_PETP4 == NC_PCIE_R2D_PETP4 MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_PCIE_CLK100M_PE4P == NC_PCIE_CLK100M_PE4P MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_PCIE_CLK100M_PE4N == NC_PCIE_CLK100M_PE4N MAKE_BASE=TRUE NO_TEST=TRUE		19 TP_CRT_IG_DDC_CLK == NC_CRT_IG_DDC_CLK MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_CRT_IG_DDC_DATA == NC_CRT_IG_DDC_DATA MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_CRT_IG_RED == NC_CRT_IG_RED MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_CRT_IG_GREEN == NC_CRT_IG_GREEN MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_CRT_IG_BLUE == NC_CRT_IG_BLUE MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_CRT_IG_HSYNC == NC_CRT_IG_HSYNC MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_CRT_IG_VSYNC == NC_CRT_IG_VSYNC MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_DP_IG_B_MLN<3..0> == NC_DP_IG_B_MLN<3..0> MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_DP_IG_B_MLP<3..0> == NC_DP_IG_B_MLP<3..0> MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_DP_IG_B_AUX_N == NC_DP_IG_B_AUXN MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_DP_IG_B_AUX_P == NC_DP_IG_B_AUXP MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_DP_IG_B_HPD == NC_DP_IG_B_HPD MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_DP_IG_B_DDC_CLK == NC_DP_IG_B_CTRL_CLK MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_DP_IG_B_DDC_DATA == NC_DP_IG_B_CTRL_DATA MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_DP_IG_C_MLN<3..0> == NC_DP_IG_C_MLN<3..0> MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_DP_IG_C_MLP<3..0> == NC_DP_IG_C_MLP<3..0> MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_DP_IG_C_AUX_N == NC_DP_IG_C_AUXN MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_DP_IG_C_AUX_P == NC_DP_IG_C_AUXP MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_DP_IG_C_HPD == NC_DP_IG_C_HPD MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_DP_IG_C_CTRL_CLK == NC_DP_IG_C_CTRL_CLK MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_DP_IG_C_CTRL_DATA == NC_DP_IG_C_CTRL_DATA MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_DP_IG_D_MLN<3..0> == NC_DP_IG_D_MLN<3..0> MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_DP_IG_D_MLP<3..0> == NC_DP_IG_D_MLP<3..0> MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_DP_IG_D_AUXN == NC_DP_IG_D_AUXN MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_DP_IG_D_AUXP == NC_DP_IG_D_AUXP MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_DP_IG_D_HPD == NC_DP_IG_D_HPD MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_DP_IG_D_CTRL_CLK == NC_DP_IG_D_CTRL_CLK MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_DP_IG_D_CTRL_DATA == NC_DP_IG_D_CTRL_DATA MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_SDVO_TVCLKINN == NC_SDVO_TVCLKINN MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_SDVO_TVCLKINP == NC_SDVO_TVCLKINP MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_SDVO_STALLN == NC_SDVO_STALLN MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_SDVO_STALLP == NC_SDVO_STALLP MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_SDVO_INTN == NC_SDVO_INTN MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_SDVO_INTP == NC_SDVO_INTP MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_PCH_L_BKLTCTL == NC_PCH_L_BKLTCTL MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_PCH_L_BKLTEN == NC_PCH_L_BKLTEN MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_PCH_L_VDD_EN == NC_PCH_L_VDD_EN MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_PCH_CLKOUT_DPN == NC_PCH_CLKOUT_DPN MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_PCH_CLKOUT_DPP == NC_PCH_CLKOUT_DPP MAKE_BASE=TRUE NO_TEST=TRUE		19 TP_CPU_FDI_TX_N<7..0> == NC_CPU_FDI_TXN<7..0> MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_CPU_FDI_TX_P<7..0> == NC_CPU_FDI_TXP<7..0> MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_PCH_FDI_RX_N<7..0> == NC_PCH_FDI_RXN<7..0> MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_PCH_FDI_RX_P<7..0> == NC_PCH_FDI_RXP<7..0> MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_SATA_D_D2RN == NC_SATA_D_D2RN MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_SATA_D_D2RP == NC_SATA_D_D2RP MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_SATA_D_R2D_CN == NC_SATA_D_R2D_CN MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_SATA_D_R2D_CP == NC_SATA_D_R2D_CP MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_SATA_E_D2RN == NC_SATA_E_D2RN MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_SATA_E_D2RP == NC_SATA_E_D2RP MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_SATA_E_R2D_CN == NC_SATA_E_R2D_CN MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_SATA_E_R2D_CP == NC_SATA_E_R2D_CP MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_SATA_F_D2RN == NC_SATA_F_D2RN MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_SATA_F_D2RP == NC_SATA_F_D2RP MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_SATA_F_R2D_CN == NC_SATA_F_R2D_CN MAKE_BASE=TRUE NO_TEST=TRUE 19 TP_SATA_F_R2D_CP == NC_SATA_F_R2D_CP MAKE_BASE=TRUE NO_TEST=TRUE	
NC ON UNUSED PCI ALIASES		NC ON UNUSED USB ALIASES					
20 TP_PCI_AD<31..0> == NC_PCI_AD<31..0> MAKE_BASE=TRUE NO_TEST=TRUE 20 TP_PCI_C_BE_L<3..0> == NC_PCI_C_BE_L<3..0> MAKE_BASE=TRUE NO_TEST=TRUE 20 TP_PCI_PAR == NC_PCI_PAR MAKE_BASE=TRUE NO_TEST=TRUE 20 TP_PCI_RESET_L == NC_PCI_RESET_L MAKE_BASE=TRUE NO_TEST=TRUE		20 TP_USB_1N == NC_USB_1N MAKE_BASE=TRUE NO_TEST=TRUE 20 TP_USB_1P == NC_USB_1P MAKE_BASE=TRUE NO_TEST=TRUE 20 TP_USB_2N == NC_USB_2N MAKE_BASE=TRUE NO_TEST=TRUE 20 TP_USB_2P == NC_USB_2P MAKE_BASE=TRUE NO_TEST=TRUE 20 TP_USB_3N == NC_USB_3N MAKE_BASE=TRUE NO_TEST=TRUE 20 TP_USB_3P == NC_USB_3P MAKE_BASE=TRUE NO_TEST=TRUE 20 TP_USB_4N == NC_USB_4N MAKE_BASE=TRUE NO_TEST=TRUE 20 TP_USB_4P == NC_USB_4P MAKE_BASE=TRUE NO_TEST=TRUE 20 TP_USB_5N == NC_USB_5N MAKE_BASE=TRUE NO_TEST=TRUE 20 TP_USB_5P == NC_USB_5P MAKE_BASE=TRUE NO_TEST=TRUE 20 TP_USB_6N == NC_USB_6N MAKE_BASE=TRUE NO_TEST=TRUE 20 TP_USB_6P == NC_USB_6P MAKE_BASE=TRUE NO_TEST=TRUE 20 TP_USB_7N == NC_USB_7N MAKE_BASE=TRUE NO_TEST=TRUE 20 TP_USB_7P == NC_USB_7P MAKE_BASE=TRUE NO_TEST=TRUE 20 TP_USB_10N == NC_USB_10N MAKE_BASE=TRUE NO_TEST=TRUE 20 TP_USB_10P == NC_USB_10P MAKE_BASE=TRUE NO_TEST=TRUE 20 TP_USB_11N == NC_USB_11N MAKE_BASE=TRUE NO_TEST=TRUE 20 TP_USB_11P == NC_USB_11P MAKE_BASE=TRUE NO_TEST=TRUE 20 TP_USB_12N == NC_USB_12N MAKE_BASE=TRUE NO_TEST=TRUE 20 TP_USB_12P == NC_USB_12P MAKE_BASE=TRUE NO_TEST=TRUE 20 TP_USB_13N == NC_USB_13N MAKE_BASE=TRUE NO_TEST=TRUE 20 TP_USB_13P == NC_USB_13P MAKE_BASE=TRUE NO_TEST=TRUE					
NC ON UNUSED MEM ALIASES							
12 TP_MEM_A_DQ_CB<7..0> == NC_MEM_A_DQ_CB<7..0> MAKE_BASE=TRUE NO_TEST=TRUE 12 TP_MEM_A_DQS_N<8> == NC_MEM_A_DQSN<8> MAKE_BASE=TRUE NO_TEST=TRUE 12 TP_MEM_A_DQS_P<8> == NC_MEM_A_DQSP<8> MAKE_BASE=TRUE NO_TEST=TRUE 12 TP_MEM_B_DQ_CB<7..0> == NC_MEM_B_DQ_CB<7..0> MAKE_BASE=TRUE NO_TEST=TRUE 12 TP_MEM_B_DQS_N<8> == NC_MEM_B_DQSN<8> MAKE_BASE=TRUE NO_TEST=TRUE 12 TP_MEM_B_DQS_P<8> == NC_MEM_B_DQSP<8> MAKE_BASE=TRUE NO_TEST=TRUE							
NC ON UNUSED MISC ALIASES							
18 TP_HDA_SDIN1 == NC_HDA_SDIN1 MAKE_BASE=TRUE NO_TEST=TRUE 18 TP_HDA_SDIN2 == NC_HDA_SDIN2 MAKE_BASE=TRUE NO_TEST=TRUE 18 TP_HDA_SDIN3 == NC_HDA_SDIN3 MAKE_BASE=TRUE NO_TEST=TRUE 21 TP_PCH_PWM0 == NC_PCH_PWM0 MAKE_BASE=TRUE NO_TEST=TRUE 21 TP_PCH_PWM1 == NC_PCH_PWM1 MAKE_BASE=TRUE NO_TEST=TRUE 21 TP_PCH_PWM2 == NC_PCH_PWM2 MAKE_BASE=TRUE NO_TEST=TRUE 21 TP_PCH_PWM3 == NC_PCH_PWM3 MAKE_BASE=TRUE NO_TEST=TRUE 21 TP_PCH_SST == NC_PCH_SST MAKE_BASE=TRUE NO_TEST=TRUE 18 TP_PCH_CL_CLK1 == NC_PCH_CL_CLK1 MAKE_BASE=TRUE NO_TEST=TRUE 18 TP_PCH_CL_DATA1 == NC_PCH_CL_DATA1 MAKE_BASE=TRUE NO_TEST=TRUE 18 TP_PCH_CL_RST1 == NC_PCH_CL_RST1 MAKE_BASE=TRUE NO_TEST=TRUE							
8	7	6	5	4	3	2	1


SYNC MASTER=K62_S1J1		SYNC DATE=01/09/2011	
PAGE TITLE			
UNUSED SIGNAL ALIAS		DRAWING NUMBER	SIZE
 Apple Inc.		051-8442	D
REVISION		10.1.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		8 OF 110	
SHEET		8 OF 101	

















Note: VCCSA decoupling is on regulator page

SYNC MASTER=K62 AARON

SYNC DATE=N/A


CPU NON-GFX DECOUPLING		
 Apple Inc.	DRAWING NUMBER	051-8442
	REVISION	10.1.0
	BRANCH	
	PAGE	16 OF 110
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SHEET 16 OF 101

VAXG DECOUPLING

INTEL RECOMMENDATION 6X22UF 0805,3X 4.7UF


PLACEMENT_NOTE (C1704-C1709):

Place inside socket cavity




BULK CAPS ON CPU VREG PAGE 73


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
138S0586	1	CAP, 4.7UF, 10%, 6.3V, 0603	C1710	VAXG
113S0022	1	RES, 0 OHM, 5%, 0603	C1710	NO_VAXG





SYNC MASTER=K62 AARON SYNC DATE=11/30/2009


PAGE TITLE		DRAWING NUMBER		SIZE
GFX DECOUPLING & PCH PWR ALIAS		051-8442		D
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION		10.1.0
		BRANCH		
		PAGE		17 OF 110
		SHEET		17 OF 101















SYNC MASTER=K62 AARON

SYNC DATE=07/01/2009

PAGE TITLE		PCH GROUNDS	
 Apple Inc.		DRAWING NUMBER	051-8442
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	10.1.0
		BRANCH	
		PAGE	23 OF 110
		SHEET	23 OF 101



D

C

B


A

D

C

B


A




R2605 OR R2606 CAN BE CHANGED TO "BUF_CLK" OPTION LATER WHEN FCIM IS FULLY VALIDATED ->

STUFF THIS TO POWER DOWN CK505 ->

UNUSED clock terminations for FCIM MODE




PAGE TITLE		SYNC MASTER=K62 ROSITA		SYNC DATE=01/09/2011	
CLOCK (CK505)		DRAWING NUMBER		SIZE	
Apple Inc.		051-8442		D	
NOTICE OF PROPRIETARY PROPERTY:		REVISION		10.1.0	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE		26 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET		26 OF 101	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					



SMC PROVIDES RSMRST_L DE-ASSERTION DELAY UPON ENTRY TO S5
SMC PROVIDES RSMRST_L ASSERTION TIMING REQUIREMENTS UPON EXPECTED EXIT FROM S5
SMC MAY FORCE A RSMRST_L ASSERTION WITHOUT AN S5 POWER TRANSITION IN SOME ERROR CASES
PGOOD PROVIDES RSMRST_L ASSERTION TIMING REQUIREMENTS UPON AN UN-EXPECTED EXIT FROM S5 (POWER LOSS)

SYNC MASTER=K62 SIJI		SYNC DATE=01/09/2011	
PAGE TITLE		CHIPSET SUPPORT	
		DRAWING NUMBER	051-8442
		REVISION	10.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	28 OF 110
		SHEET	27 OF 101



DIMM VREFDQ

DIMM VREFCA

CPU VREF

PLACEMENT NOTE:
PLACE R2970, R2971 and C2950 close to DIMM PIN

PLACEMENT NOTE:
PLACE R2975, R2976 and C2951 close to DIMM PIN


PLACEMENT NOTE:
PLACE R2988, R2989 and C2921 close to DIMM PIN


PLACEMENT NOTE:
PLACE R2978, R2979 and C2991 close to DIMM PIN

PLACEMENT NOTE:
PLACE R2968, R2969 and C2961 near CPU

EMPTY ONE SET OF OP-AMP & POT WHEN R2960 IS STUFF

SYNC MASTER=K62 ROSITA		SYNC DATE=01/09/2011	
PAGE TITLE		DDR3 VREF MARGINING	
Apple Inc.		DRAWING NUMBER	051-8442
		REVISION	10.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	29 OF 110
		SHEET	28 OF 101





Page Notes

Power aliases required by this page:

- =PP1V5_S0_MEM_A
- =PP1V5_S3_MEM_A
- =PP0V75_S0_MEM_VTT_A
- =PPSPD_S0_MEM_A (2.5 - 3.3V)


Signal aliases required by this page:

- =I2C_S0DIMM_SCL - ALL DQ, DQS, DM SIGNALS; TO FACILITATE BITMAPS WITH ALIASES
- =I2C_S0DIMM_SDA

BOM options provided by this page:

(NONE)

SYNC MASTER=K62 ROSITA		SYNC DATE=01/09/2011	
PAGE TITLE			
DDR3 SO-DIMM 0 & 2		DRAWING NUMBER	051-8442
Apple Inc.		REVISION	10.1.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		31 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		30 OF 101	
IV ALL RIGHTS RESERVED			



Page Notes

Power aliases required by this page:

- PP1V5_S0_MEM_B
- PP1V5_S3_MEM_B
- PP0V75_S0_MEM_VTT_B
- PPSPD_S0_MEM_B (2.5 - 3.3V)

Signal aliases required by this page:

- I2C_S0DIMMB_SCL - ALL DQ, DQS, DM SIGNALS; TO FACILITATE BITMAPS WITH ALIASES
- I2C_S0DIMMB_SDA

BOM options provided by this page:


(NONE)

SYNC MASTER=K62 ROSITA		SYNC DATE=01/09/2011	
PAGE TITLE		SIZE	
DDR3 SO-DIMM 1 & 3		051-8442	
Apple Inc.		REVISION	
		10.1.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		32 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		31 OF 101	
IV ALL RIGHTS RESERVED			

[illegible]

DDR3 RESET SUPPORT

SNB? CANNOT CONTROL THIS SIGNAL DIRECTLY SINCE IT MUST BE HIGH IN SLEEP AND CPU MEM RAILS ARE NOT POWERED IN SLEEP.



MEMORY CLOCK ALIASING


92	12	MEM A CLK P<0>	MAKE_BASE=TRUE	==	NO_TEST=TRUE	MEM A CLK P<0>	360
92	12	MEM A CLK N<0>	MAKE_BASE=TRUE	==	NO_TEST=TRUE	MEM A CLK N<0>	360
92	12	MEM A CLK P<1>	MAKE_BASE=TRUE	==	NO_TEST=TRUE	MEM A CLK P<1>	360
92	12	MEM A CLK N<1>	MAKE_BASE=TRUE	==	NO_TEST=TRUE	MEM A CLK N<1>	360
92	12	MEM A CLK P<2>	MAKE_BASE=TRUE	==	NO_TEST=TRUE	MEM A CLK P<2>	360
92	12	MEM A CLK N<2>	MAKE_BASE=TRUE	==	NO_TEST=TRUE	MEM A CLK N<2>	360
92	12	MEM A CLK P<3>	MAKE_BASE=TRUE	==	NO_TEST=TRUE	MEM A CLK P<3>	360
92	12	MEM A CLK N<3>	MAKE_BASE=TRUE	==	NO_TEST=TRUE	MEM A CLK N<3>	360
92	12	MEM B CLK P<0>	MAKE_BASE=TRUE	==	NO_TEST=TRUE	MEM B CLK P<0>	312
92	12	MEM B CLK N<0>	MAKE_BASE=TRUE	==	NO_TEST=TRUE	MEM B CLK N<0>	312
92	12	MEM B CLK P<1>	MAKE_BASE=TRUE	==	NO_TEST=TRUE	MEM B CLK P<1>	312
92	12	MEM B CLK N<1>	MAKE_BASE=TRUE	==	NO_TEST=TRUE	MEM B CLK N<1>	312
92	12	MEM B CLK P<2>	MAKE_BASE=TRUE	==	NO_TEST=TRUE	MEM B CLK P<2>	312
92	12	MEM B CLK N<2>	MAKE_BASE=TRUE	==	NO_TEST=TRUE	MEM B CLK N<2>	312
92	12	MEM B CLK P<3>	MAKE_BASE=TRUE	==	NO_TEST=TRUE	MEM B CLK P<3>	312
92	12	MEM B CLK N<3>	MAKE_BASE=TRUE	==	NO_TEST=TRUE	MEM B CLK N<3>	312


	CPU_RESET_L	ISOLATE_L	MEM_RESET_L
S5	0	3.3V	0
S0	0	3.3V	0
S0	1.5V	3.3V	1.5V
S3	0	0	1.5V
S0	1.5V	3.3V	1.5V
S5	0	3.3V	0

R3353
20K
5%
2/10μ
HF-LF
402


MEM RESET_L						
30	31	02	100			
S	R	CLK	D	Q	QB	
L	H	X	X	H	L	
H	L	X	X	L	H	
L	L	X	X	H	H	
H	H	POSEDGE	L	L	H	
H	H	POSEDGE	H	H	L	

SYNC MASTER=K62 ROSITA		SYNC DATE=01/09/2011	
PAGE TITLE		PAGE NUMBER	
DDR3 SUPPORT AND		BITSWAPS	
 Apple Inc.		DRAWING NUMBER 051-8442	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION 10.1.0 BRANCH PAGE 33 OF 110 SHEET 32 OF 101	





SYNC MASTER=K62 SIJI		SYNC DATE=11/14/2016	
PAGE TITLE			
USB HUB 2			
 Apple Inc.		DRAWING NUMBER	051-8442
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	10.1.0
		BRANCH	
		PAGE	36 OF 110
		SHEET	35 OF 101



SYNC MASTER=K62 MARK		SYNC DATE=01/09/2011	
PAGE TITLE			
CAESAR IV SUPPORT			
 Apple Inc.	DRAWING NUMBER		051-8442
	REVISION		10.1.0
	BRANCH		
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	38 OF 110
		SHEET	36 OF 101

D

C

B

A



D

C


B


A


THIS PAGE IS DIFFERENT BETWEEN K60 AND K62.




SYNC MASTER=K62 MARK		SYNC DATE=01/09/2011	
PAGE TITLE		Ethernet Connector	
Apple Inc.		DRAWING NUMBER	051-8442
		REVISION	10.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	40 OF 110
		SHEET	38 OF 101







SYNC MASTER=K62 ROSITA		SYNC DATE=01/09/2011	
PAGE TITLE		FIREWIRE CONNECTOR	
Apple Inc.		DRAWING NUMBER	051-8442
NOTICE OF PROPRIETARY PROPERTY:		REVISION	10.1.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	43 OF 110
II NOT TO REPRODUCE OR COPY IT		SHEET	41 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



D

C

B

A

D


C

B

A

USB/SMC DEBUG MUX

ADDED AT EVT & SWITCH TO S5 RAIL



USB PORT POWER:

EACH PORT IS HARDWARE Capable of :


STATE	MAX	MIN (WITHIN THE TOLERANCE)
S0, S3	2.7A	2.1A -- PER PORT

WHEN CURRENT HITS LIMIT, TPS2561 BECOME CONSTANT CURRENT MODE AND STAY AT THE LIMIT LEVEL UNTIL THERMAL SHUTDOWN WHEN JUNCTION REACH 130C


SOFTWARE WILL ALLOW 500MA/PORT, PLUS 2700MA EXTRA POWER TO BE distributed to approved devices on a 1st-come, 1st-served basis.

EXAMPLE: Port 1 - iPad fast charging = 2100mA
Port 2 - Wired Keyboard = 1100mA
Port 3 - iPhone fast charging = 1000mA
Port 4 - USB 2.0 500MA = 500MA
TOTAL: 4700MA

SYNC MASTER=K62 JERRY		SYNC DATE=01/09/2011	
PAGE TITLE			
EXTERNAL USB CONNECTORS			
 Apple Inc.		DRAWING NUMBER	051-8442
		REVISION	10.1.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	46 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	43 OF 101
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			









SYNC MASTER=K62 JERRY		SYNC DATE=01/09/2011	
PAGE TITLE			
Internal USB Connections			
 Apple Inc.	DRAWING NUMBER		051-8442
	REVISION		10.1.0
	BRANCH		
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		47	OF 110
SHEET		44	OF 101



NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.

338S0878

U4900
H8S2117
LFBGA
(1 OF 4)
OMIT



SMC PB3: SMC_IG_THROTTLE_L for MG systems.
Otherwise, TP/NC okay (was ISENSE_CAL_EN)

SMC PG1: SMS Interrupt can be active high or low, rename net accordingly.
If SMS interrupt is not used, pull up to SMC rail.

SYNC MASTER=K62_JERRY		SYNC DATE=01/09/2011	
PAGE TITLE			
SMC		DRAWING NUMBER	SIZE
Apple Inc.		051-8442	D
REVISION		10.1.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		49 OF 110	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		46 OF 101	
IV ALL RIGHTS RESERVED			


D

C


B

A

SMC Reset "Button", Supervisor & AVREF Supply




MISC. SIGNAL ALIASES




UNUSED PORT 7 ANALOG SENSORS


UNUSED TP/NC ALIASES




SMC Crystal Circuit




POWER BUTTON




MEM_EVENT




SMC & MXM THERMTRIP LEVEL SHIFTING





SMC PROCHOT 3.3V LEVEL SHIFTING




SYNC MASTER=K62_JERRY		SYNC DATE=01/09/2011	
PAGE TITLE		SMC Support	
Apple Inc.		DRAWING NUMBER	051-8442
		REVISION	10.1.0
		BRANCH	
		PAGE	50 OF 110
		SHEET	47 OF 101
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			








SYNC MASTER=K62 JERRY		SYNC DATE=01/09/2011	
PAGE TITLE			
CPU FAN			
 Apple Inc.		DRAWING NUMBER	051-8442
		REVISION	10.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	57 OF 110
		SHEET	54 OF 101



SYNC MASTER=K62 AARON		SYNC DATE=11/30/2009	
PAGE TITLE		SPI ROM	
 Apple Inc.		DRAWING NUMBER	051-8442
		REVISION	10.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	61 OF 110
		SHEET	55 OF 101



D

C

B

A

D

C

B

A

AUDIO CODEC
APPLE P/N 353S2592

PLACE C6200 AS CLOSE TO PIN 9 AS POSSIBLE
VD MUST BE LESS THAN OR EQUAL TO VL_HD

PP5V_AUDIO_HPAMP
=PP3V3_S0_AUDIO
PP4V5_AUDIO_ANALOG

GND_AUDIO_HPAMP

TWEETERS
HP AMP/LINE OUT
WOOFERS


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
353S2592	353S3199		U6201	CS4206A

DIFF FSINPUT= 2.45VRMS
SE FSINPUT= 1.22VRMS
DAC1 FSOUTPUT= 1.34VRMS
DAC2/3 FSOUTPUTDIFF= 2.67VRMS
DAC2/3 FSOUTPUTSE= 1.34VRMS


ISOLATED 5 V POWER SUPPLY FOR HP AMP

APPLE P/N 353S2456
4.5V POWER SUPPLY FOR CODEC

PAGE TITLE		SYNC DATE=01/09/2011	
AUDIO: CODEC/REGULATOR		DRAWING NUMBER	051-8442
Apple Inc.		REVISION	10.1.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	62 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	56 OF 101
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




SYNC MASTER=K62 DAVID		SYNC DATE=01/09/2011	
PAGE TITLE			
AUDIO: FILTER/BUFFER			
 Apple Inc.		DRAWING NUMBER	051-8442
		REVISION	10.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	63 OF 110
		SHEET	57 OF 101




R6402 = HIGH = 400 KHZ
SPEAKER AMP GAIN = +9 DB
SPEAKER AMP RIN = 210K NOMINAL W/ +9 DB GAIN
FC_HPF, TWEETERS = ~924 HZ (820 PF)
FC_HPF, WOOFERS = ~23 HZ (0.033 UF)

OUTPUT POLARITY FLIP TO
MAKE LAYOUT MORE LOGICAL

PAGE TITLE		PAGE TITLE	
AUDIO: SPEAKER AMP_1		AUDIO: SPEAKER AMP_1	
Apple Inc.		Apple Inc.	
NOTICE OF PROPRIETARY PROPERTY:		NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE		THE INFORMATION CONTAINED HEREIN IS THE	
PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.		PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.	
THE POSSESSOR AGREES TO THE FOLLOWING:		THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT		II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED		IV ALL RIGHTS RESERVED	



SYNC MASTER=K62 DAVID		SYNC DATE=01/09/2011	
PAGE TITLE		AUDIO: SPEAKER AMP	
Apple Inc.		DRAWING NUMBER	051-8442
NOTICE OF PROPRIETARY PROPERTY:		REVISION	10.1.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	65 OF 110
II NOT TO REPRODUCE OR COPY IT		SHEET	59 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



INTERNAL MIC CON
APPLE P/N 518S0677

SPEAKER CABLE CONNECTORS

APPLE P/N 518S0748
APPLE P/N 518S0656

PROPERTIES FOR ALL SPKR NETS

CRITICAL

PROPERTIES FOR ALL SPKR NETS

CRITICAL


WOOFER (BR)
TWEETER (FR)

WOOFER (BL)
TWEETER (FL)


REMOTE I/O CONNECTOR

APPLE P/N 518S0723


PAGE TITLE		SYNC DATE=01/09/2011	
Audio: MLB to I/O Conn.		DRAWING NUMBER	051-8442
Apple Inc.		REVISION	10.1.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	66 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	60 OF 101
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




SLP_S4 ENABLES




SLP_S3 ENABLES



SYNC MASTER=K62 SIJI		SYNC DATE=01/09/2011	
PAGE TITLE		POWER SEQUENCING ENABLES	
Apple Inc.		DRAWING NUMBER	051-8442
		REVISION	10.1.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	69 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	63 OF 101
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			





CPU VCORE
VOUT = VCORE
PEAK = 75A
AVG = 55A

SYNC MASTER=K62 AARON

SYNC DATE=N/A

VREG: PPVCORE_S0_CPU

Apple Inc.

051-8442

10.1.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART


IV ALL RIGHTS RESERVED

71 OF 110


65 OF 101



SYNC MASTER=K62 AARON		SYNC DATE=N/A	
PAGE TITLE		VREG: CPU CORE - PHASES 1-3	
 Apple Inc.		DRAWING NUMBER	051-8442
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	10.1.0
		BRANCH	
		PAGE	72 OF 110
		SHEET	66 OF 101



AXG PHASE (MAX 15A)




SYNC MASTER=K62 AARON		SYNC DATE=N/A	
PAGE TITLE			
VREG:AXG PHASE/CORE - CAPS			
	Apple Inc.	DRAWING NUMBER	051-8442
		REVISION	10.1.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	73 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	67 OF 101
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



1V05 REGULATOR for CPU & PCH VCCIO


O/P= PP1V05_S0_REG



1.05V DEFAULT, OTHER VALUES TBD

VID<3:0>	Voltage
0000	+1.100V
0011	+1.050V

CPU VCCSA 0.925V (8.8A MAX)



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
128S0330	2	POLYTANT, 6V, 220UF, 25MOHM	C7509, C7510	

SYNC MASTER=K62 AARON		SYNC DATE=12/08/2009	
CPU VCCSA REGULATOR			
Apple Inc.		DRAWING NUMBER	051-8442
		REVISION	10.1.0
		BRANCH	
		PAGE	75 OF 110
		SHEET	69 OF 101
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

NOTE: THIS POWER RAIL IS BEFORE THE SENSE RES R5310

CPU VCORE 3 PHASE/4 PHASE BOM OPTIONS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
116S0066	1	RES, 1K, 5%, 0402	R7125	CPUVCORE-4PH
114S0303	1	RES, 7.5K, 5%, 0402	R7125	CPUVCORE-3PH
114S0327	1	RES, 13.7K, 1%, 0402	R7126	CPUVCORE-4PH
114S0316	1	RES, 10.2K, 1%, 0402	R7126	CPUVCORE-3PH
114S0323	1	RES, 12.4K, 1%, 0402	R7119	CPUVCORE-4PH
114S0316	1	RES, 10.2K, 1%, 0402	R7119	CPUVCORE-3PH
114S0355	1	RES, 26.1K, 1%, 0402	R7150	CPUVCORE-4PH
114S0338	1	RES, 17.8K, 1%, 0402	R7150	CPUVCORE-3PH
114S0211	1	RES, 045, 1%, 0402	R7153	CPUVCORE-4PH
116S0004	1	RES, 0, 1%, 0402	R7153	CPUVCORE-3PH
114S0314	1	RES, 9.76K, 1%, 0402	R7154	CPUVCORE-4PH
114S0316	1	RES, 10.2K, 1%, 0402	R7154	CPUVCORE-3PH
114S0225	1	RES, 1.21K, 1%, 0402	R7141	CPUVCORE-4PH
114S0217	1	RES, 976, 1%, 0402	R7141	CPUVCORE-3PH
114S0335	1	RES, 16.5K, 1%, 0402	R7142	CPUVCORE-4PH
114S0349	1	RES, 23.2K, 1%, 0402	R7142	CPUVCORE-3PH
114S0331	1	RES, 15K, 1%, 0402	R7143	CPUVCORE-3PH
114S0257	1	RES, 2.55K, 1%, 0402	R7144	CPUVCORE-4PH
114S0252	1	RES, 2.32K, 1%, 0402	R7144	CPUVCORE-3PH
114S0209	1	RES, 806, 1%, 0402	R7130	CPUVCORE-4PH
114S0188	1	RES, 487, 1%, 0402	R7130	CPUVCORE-3PH
116S0004	1	RES, 0R, 1%, 0402	R7129	CPUVCORE-4PH
114S0189	1	RES, 499, 1%, 0402	R7129	CPUVCORE-3PH
114S0219	1	RES, 1.02K, 1%, 0402	R7136	CPUVCORE-4PH
114S0131	1	RES, 130, 1%, 0402	R7136	CPUVCORE-3PH
132S0221	1	CAP, 820PF, 10%, 0402	C7123	CPUVCORE-4PH
132S1534	1	CAP, 0.0012UF, 10%, 0402	C7123	CPUVCORE-3PH

SYNC MASTER=K62 AARON

SYNC DATE=12/08/2009

CPU 3P/4P BOM OPTIONS

 Apple Inc.

DRAWING NUMBER

051-8442

SIZE

D

REVISION

10.1.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

BRANCH

PAGE

76 OF 110

SHEET

70 OF 101

3V3 S5 REGULATOR

5V S3 REGULATOR

Power Rating ?

5V OUTPUT

OUTPUT BULK DECOUPLING:

$$V_{out} = 0.6V * (1 + R_a / R_b)$$

PAGE TITLE		SYNC DATE=12/08/2009	
5V_S3 / 3V3_S5 VREGS		DRAWING NUMBER	
Apple Inc.		051-8442	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		10.1.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		77 OF 110	
IV ALL RIGHTS RESERVED		SHEET	
		71 OF 101	

D





B


B


A

A









Page Notes


Power aliases required by this page:

- =PP3V3_S0_MXM
- =PP5V_S0_MXM
- =PPV_S0_MXM_PWRSRC

Signal aliases required by this page:
(NONE)

BOM options provided by this page:

- MXM



SYNC MASTER=K62 AARON		SYNC DATE=N/A	
PAGE TITLE			
MXM PCIe, DP & Power			
 Apple Inc.		DRAWING NUMBER	051-8442
		REVISION	10.1.0
		BRANCH	
		PAGE	84 OF 110
		SHEET	76 OF 101
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

Page Notes

Power aliases required by this page:

- =PP3V3_S0_MXM

Signal aliases required by this page:



- =SMB_MXM_THRM_DATA - =PM_MXM_PGOOD_PULLUP
- =SMB_MXM_THRM_CLK

BOM options provided by this page:

PULLUPS & PULLEDOWNS AT MXM CONNECTOR

FLOAT = NORMAL VGA MODE
GND = SECONDARY DISPLAY CARD

FLOAT = LOW SWING
GND = HIGH SWING



8	7	6	5	4	3	2	1
MXM TX CAPS				MXM RX CAPS			
D	93 9	16	PEG_R2D_C_P<0>	MXM C8600 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<15>	76 93
	93 9	16	PEG_R2D_C_N<0>	MXM C8601 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<15>	76 93
	93 9	16	PEG_R2D_C_N<1>	MXM C8602 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<14>	76 93
	93 9	16	PEG_R2D_C_P<1>	MXM C8603 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<14>	76 93
	93 9	16	PEG_R2D_C_N<2>	MXM C8604 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<13>	76 93
	93 9	16	PEG_R2D_C_P<2>	MXM C8605 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<13>	76 93
	93 9	16	PEG_R2D_C_P<3>	MXM C8606 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<12>	76 93
	93 9	16	PEG_R2D_C_N<3>	MXM C8607 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<12>	76 93
	93 9	16	PEG_R2D_C_N<4>	MXM C8608 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<11>	76 93
	93 9	16	PEG_R2D_C_P<4>	MXM C8609 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<11>	76 93
C	93 9	16	PEG_R2D_C_N<5>	MXM C8610 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<10>	76 93
	93 9	16	PEG_R2D_C_P<5>	MXM C8611 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<10>	76 93
	93 9	16	PEG_R2D_C_P<6>	MXM C8612 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<9>	76 93
	93 9	16	PEG_R2D_C_N<6>	MXM C8613 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<9>	76 93
	93 9	16	PEG_R2D_C_N<7>	MXM C8614 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<8>	76 93
	93 9	16	PEG_R2D_C_P<7>	MXM C8615 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<8>	76 93
	93 9	16	PEG_R2D_C_P<8>	MXM C8616 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<7>	76 93
	93 9	16	PEG_R2D_C_N<8>	MXM C8617 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<7>	76 93
	93 9	16	PEG_R2D_C_P<9>	MXM C8618 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<6>	76 93
	93 9	16	PEG_R2D_C_N<9>	MXM C8619 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<6>	76 93
B	93 9	16	PEG_R2D_C_N<10>	MXM C8620 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<5>	76 93
	93 9	16	PEG_R2D_C_P<10>	MXM C8621 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<5>	76 93
	93 9	16	PEG_R2D_C_N<11>	MXM C8622 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<4>	76 93
	93 9	16	PEG_R2D_C_P<11>	MXM C8623 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<4>	76 93
	93 9	16	PEG_R2D_C_P<12>	MXM C8624 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<3>	76 93
	93 9	16	PEG_R2D_C_N<12>	MXM C8625 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<3>	76 93
	93 9	16	PEG_R2D_C_N<13>	MXM C8626 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<2>	76 93
	93 9	16	PEG_R2D_C_P<13>	MXM C8627 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<2>	76 93
	93 9	16	PEG_R2D_C_P<14>	MXM C8628 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<1>	76 93
	93 9	16	PEG_R2D_C_N<14>	MXM C8629 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<1>	76 93
A	93 9	16	PEG_R2D_C_N<15>	MXM C8630 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_P<0>	76 93
	93 9	16	PEG_R2D_C_P<15>	MXM C8631 0.1UF 1	2 10% 16V X5R 402	MXM_PCIE_R2D_N<0>	76 93
	93 76	16	MXM_PCIE_D2R_P<15>	MXM C8632 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<0>	9 93
	93 76	16	MXM_PCIE_D2R_N<15>	MXM C8633 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<0>	9 93
	93 76	16	MXM_PCIE_D2R_P<14>	MXM C8634 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<1>	9 93
	93 76	16	MXM_PCIE_D2R_N<14>	MXM C8635 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<1>	9 93
	93 76	16	MXM_PCIE_D2R_P<13>	MXM C8636 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<2>	9 93
	93 76	16	MXM_PCIE_D2R_N<13>	MXM C8637 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<2>	9 93
	93 76	16	MXM_PCIE_D2R_P<12>	MXM C8638 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<3>	9 93
	93 76	16	MXM_PCIE_D2R_N<12>	MXM C8639 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<3>	9 93
C	93 76	16	MXM_PCIE_D2R_P<11>	MXM C8640 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<4>	9 93
	93 76	16	MXM_PCIE_D2R_N<11>	MXM C8641 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<4>	9 93
	93 76	16	MXM_PCIE_D2R_P<10>	MXM C8642 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<5>	9 93
	93 76	16	MXM_PCIE_D2R_N<10>	MXM C8643 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<5>	9 93
	93 76	16	MXM_PCIE_D2R_P<9>	MXM C8644 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<6>	9 93
	93 76	16	MXM_PCIE_D2R_N<9>	MXM C8645 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<6>	9 93
	93 76	16	MXM_PCIE_D2R_P<8>	MXM C8646 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<7>	9 93
	93 76	16	MXM_PCIE_D2R_N<8>	MXM C8647 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<7>	9 93
	93 76	16	MXM_PCIE_D2R_P<7>	MXM C8648 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<8>	9 93
	93 76	16	MXM_PCIE_D2R_N<7>	MXM C8649 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<8>	9 93
B	93 76	16	MXM_PCIE_D2R_P<6>	MXM C8650 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<9>	9 93
	93 76	16	MXM_PCIE_D2R_N<6>	MXM C8651 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<9>	9 93
	93 76	16	MXM_PCIE_D2R_P<5>	MXM C8652 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<10>	9 93
	93 76	16	MXM_PCIE_D2R_N<5>	MXM C8653 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<10>	9 93
	93 76	16	MXM_PCIE_D2R_P<4>	MXM C8654 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<11>	9 93
	93 76	16	MXM_PCIE_D2R_N<4>	MXM C8655 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<11>	9 93
	93 76	16	MXM_PCIE_D2R_P<3>	MXM C8656 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<12>	9 93
	93 76	16	MXM_PCIE_D2R_N<3>	MXM C8657 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<12>	9 93
	93 76	16	MXM_PCIE_D2R_P<2>	MXM C8658 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<13>	9 93
	93 76	16	MXM_PCIE_D2R_N<2>	MXM C8659 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<13>	9 93
A	93 76	16	MXM_PCIE_D2R_P<1>	MXM C8662 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<14>	9 93
	93 76	16	MXM_PCIE_D2R_N<1>	MXM C8663 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<14>	9 93
	93 76	16	MXM_PCIE_D2R_P<0>	MXM C8660 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_N<15>	9 93
	93 76	16	MXM_PCIE_D2R_N<0>	MXM C8661 0.1UF 1	2 10% 16V X5R 402	PEG_D2R_P<15>	9 93

SYNC MASTER=K62

SYNC DATE=N/A

PAGE TITLE

MXM PCIE CAPS

 Apple Inc.

DRAWING NUMBER
051-8442

SIZE
D

REVISION
10.1.0

BRANCH

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE
86 OF 110

SHEET
78 OF 101

Page Notes

Power aliases required by this page:

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

MXM ALIAS

76	MXM_DP_A_ML_P<0..3>	==	DP_EXTB_ML_C_P<0..3>	85	96	
			MAKE_BASE=TRUE NO_TEST=TRUE			
76	MXM_DP_A_ML_N<0..3>	==	DP_EXTB_ML_C_N<0..3>	85	96	
			MAKE_BASE=TRUE NO_TEST=TRUE			
76	MXM_DP_A_AUX_P	==	DP_EXTB_AUXCH_C_P	79	85	96
			MAKE_BASE=TRUE NO_TEST=TRUE			
76	MXM_DP_A_AUX_N	==	DP_EXTB_AUXCH_C_N	79	85	96
			MAKE_BASE=TRUE NO_TEST=TRUE			
76	MXM_DP_A_HPD	==	DP_EXTB_HPD	85		
			MAKE_BASE=TRUE NO_TEST=TRUE			
77	MXM_DP_E_ML_P<0..3>	==	DP_EXTB_ML_C_P<0..3>	87	96	
			MAKE_BASE=TRUE NO_TEST=TRUE			
77	MXM_DP_E_ML_N<0..3>	==	DP_EXTB_ML_C_N<0..3>	87	96	
			MAKE_BASE=TRUE NO_TEST=TRUE			
77	MXM_DP_E_AUX_P	==	DP_EXTB_AUXCH_C_P	79	87	96
			MAKE_BASE=TRUE NO_TEST=TRUE			
77	MXM_DP_E_AUX_N	==	DP_EXTB_AUXCH_C_N	79	87	96
			MAKE_BASE=TRUE NO_TEST=TRUE			
77	MXM_DP_E_HPD	==	DP_EXTB_HPD	87		
			MAKE_BASE=TRUE NO_TEST=TRUE			

DDC/AUX ALIAS

96	85	79	DP_EXTB_AUXCH_C_P	==	DP_EXTB_DDC_CLK	85
			MAKE_BASE=TRUE			
96	85	79	DP_EXTB_AUXCH_C_N	==	DP_EXTB_DDC_DATA	85
			MAKE_BASE=TRUE			
96	87	79	DP_EXTB_AUXCH_C_P	==	DP_EXTB_DDC_CLK	87
			MAKE_BASE=TRUE			
96	87	79	DP_EXTB_AUXCH_C_N	==	DP_EXTB_DDC_DATA	87
			MAKE_BASE=TRUE			

NO_TEST T29 & DP DC BIAS

1487	T29_A_BIAS_R2D_P0	85	86	1487	T29_B_BIAS_R2D_P2	87	88		
1488	NO_TEST=TRUE			1488	NO_TEST=TRUE				
1489	T29_A_BIAS_R2D_N0	85	86	1489	T29_B_BIAS_R2D_N2	87	88		
1490	NO_TEST=TRUE			1490	NO_TEST=TRUE				
1491	T29_A_BIAS_R2D_P1	85	86	1491	T29_B_BIAS_R2D_P3	87	88		
1492	NO_TEST=TRUE			1492	NO_TEST=TRUE				
1493	T29_A_BIAS_R2D_N1	85	86	1493	T29_B_BIAS_R2D_N3	87	88		
1494	NO_TEST=TRUE			1494	NO_TEST=TRUE				
1495	T29_A_BIAS_P0	83	85	86	T29_B_BIAS_P0	83	87	88	99
1496	NO_TEST=TRUE			1496	NO_TEST=TRUE				
1497	T29_A_BIAS_P1	86			T29_B_BIAS_P3	88			
1498	NO_TEST=TRUE			1498	NO_TEST=TRUE				
1499	T29_A_BIAS_N1	86			T29_B_BIAS_N3	88			
1500	NO_TEST=TRUE			1500	NO_TEST=TRUE				
1501	DP_A_BIAS_P0	85	86	1501	DP_B_BIAS_P0	87	88		
1502	NO_TEST=TRUE			1502	NO_TEST=TRUE				
1503	DP_A_BIAS_N0	85	86	1503	DP_B_BIAS_P2	87	88		
1504	NO_TEST=TRUE			1504	NO_TEST=TRUE				
1505	DP_A_BIAS_P2	85	86	1505	DP_B_BIAS_N2	87	88		
1506	NO_TEST=TRUE			1506	NO_TEST=TRUE				
1507	DP_A_BIAS_N2	85	86	1507	DP_B_BIAS_P3	87	88		
1508	NO_TEST=TRUE			1508	NO_TEST=TRUE				
1509	DP_A_BIAS	85	86	1509	DP_B_BIAS	87			
1510	NO_TEST=TRUE			1510	NO_TEST=TRUE				

T29 CONN POWER AND CONTROL ALIAS

	6	=PP3V3_SW_DPAPWR	==	PP3V3_SW_DPAPWR	85	98		
	6	=PP3V3_SW_DPBPRWR	==	PP3V3_SW_DPBPRWR	87	98		
100	36	33	19	PCIE_WAKE_L	==	=T29_WAKE_L	85	87
96	76	MXM_DP_B_ML_P<0..3>	==	DP_T29SNK1_ML_C_P<0..3>	89	99		
				MAKE_BASE=TRUE	NO_TEST=TRUE			
96	76	MXM_DP_B_ML_N<0..3>	==	DP_T29SNK1_ML_C_N<0..3>	89	99		
				MAKE_BASE=TRUE	NO_TEST=TRUE			
96	76	MXM_DP_B_AUX_P	==	DP_T29SNK1_AUXCH_C_P	89	99		
				MAKE_BASE=TRUE	NO_TEST=TRUE			
96	76	MXM_DP_B_AUX_N	==	DP_T29SNK1_AUXCH_C_N	89	99		
				MAKE_BASE=TRUE	NO_TEST=TRUE			
76	MXM_DP_B_HPD	==	DP_T29SNK1_HPD	89				
				MAKE_BASE=TRUE	NO_TEST=TRUE			
96	76	MXM_DP_D_ML_P<0..3>	==	DP_T29SNK0_ML_C_P<0..3>	89	99		
				MAKE_BASE=TRUE	NO_TEST=TRUE			
96	76	MXM_DP_D_ML_N<0..3>	==	DP_T29SNK0_ML_C_N<0..3>	89	99		
				MAKE_BASE=TRUE	NO_TEST=TRUE			
96	76	MXM_DP_D_AUX_P	==	DP_T29SNK0_AUXCH_C_P	89	99		
				MAKE_BASE=TRUE	NO_TEST=TRUE			
96	76	MXM_DP_D_AUX_N	==	DP_T29SNK0_AUXCH_C_N	89	99		
				MAKE_BASE=TRUE	NO_TEST=TRUE			
76	MXM_DP_D_HPD	==	DP_T29SNK0_HPD	89				
				MAKE_BASE=TRUE	NO_TEST=TRUE			

UNUSED MXM CONTROL SIGNALS

77	MXM_PNL_BL_EN	==	NC_MXM_PNL_BL_EN	MAKE_BASE=TRUE NO_TEST=TRUE
77	MXM_PNL_PWR_EN	==	NC_MXM_PNL_PWR_EN	MAKE_BASE=TRUE NO_TEST=TRUE

Unused MXM Interfaces

96	77	MXM_LVDS_A_DATA_N<3>	==	NC_MXM_LVDS_A_DATA_N<3>	MAKE_BASE=TRUE NO_TEST=TRUE
96	77	MXM_LVDS_A_DATA_P<3>	==	NC_MXM_LVDS_A_DATA_P<3>	MAKE_BASE=TRUE NO_TEST=TRUE
96	77	MXM_LVDS_B_CLK_N	==	NC_MXM_LVDS_B_CLK_N	MAKE_BASE=TRUE NO_TEST=TRUE
96	77	MXM_LVDS_B_CLK_P	==	NC_MXM_LVDS_B_CLK_P	MAKE_BASE=TRUE NO_TEST=TRUE
96	77	MXM_LVDS_B_DATA_N<0>	==	NC_MXM_LVDS_B_DATA_N<0>	MAKE_BASE=TRUE NO_TEST=TRUE
96	77	MXM_LVDS_B_DATA_P<0>	==	NC_MXM_LVDS_B_DATA_P<0>	MAKE_BASE=TRUE NO_TEST=TRUE
96	77	MXM_LVDS_B_DATA_N<1>	==	NC_MXM_LVDS_B_DATA_N<1>	MAKE_BASE=TRUE NO_TEST=TRUE
96	77	MXM_LVDS_B_DATA_P<1>	==	NC_MXM_LVDS_B_DATA_P<1>	MAKE_BASE=TRUE NO_TEST=TRUE
96	77	MXM_LVDS_B_DATA_N<2>	==	NC_MXM_LVDS_B_DATA_N<2>	MAKE_BASE=TRUE NO_TEST=TRUE
96	77	MXM_LVDS_B_DATA_P<2>	==	NC_MXM_LVDS_B_DATA_P<2>	MAKE_BASE=TRUE NO_TEST=TRUE
96	77	MXM_LVDS_B_DATA_N<3>	==	NC_MXM_LVDS_B_DATA_N<3>	MAKE_BASE=TRUE NO_TEST=TRUE
96	77	MXM_LVDS_B_DATA_P<3>	==	NC_MXM_LVDS_B_DATA_P<3>	MAKE_BASE=TRUE NO_TEST=TRUE

SYNC_MASTER=K62_AARON		SYNC_DATE=N/A	
PAGE TITLE			
DP ALIAS			
 Apple Inc.		DRAWING NUMBER	051-8442
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	10.1.0
		BRANCH	
		PAGE	87 OF 110
		SHEET	79 OF 101

GreenCLK Implementation Notes:


VBAT: Alias as appropriate (see note below & Desktop Example)
+V3.3A: Alias as appropriate (see note below)
VDD_25M: 3.3V matching 'highest' VDDIO power state (ENET)

VDDIO_25M_A: S8 power rail for XTAL circuit.
VDDIO_25M_B: Ethernet power rail for XTAL circuit.
VDDIO_25M_C: T29 power rail for XTAL circuit.

NOTE: VDD_25M must be powered if any VDDIO_25M_x is powered.

For Cougar Point Desktop: VDDIO = VCCVRM (1.8V), Vclk = 1.1V Max, Divider: 694 / 1099
For Cougar Point Mobile: VDDIO = VCCVRM (1.5V), Vclk = 1.1V Max, Divider: 332 / 1099
For Caesar-IV (BCM57765): VDDIO = XTALVDDH (3.3V), Vclk = 3.3V Max. No Divider Necessary

System RTC Power Source & 32kHz / 25MHz Clock Generator



Page Notes

Power aliases required by this page:

- =PP3V3_T29_P3V3T29FET (3.3V FET Input)
- =PP3V3_T29_FET (3.3V FET Output)
- =PP3V3_S0_T29PWRCTL
- =PP1V05_T29_P1V05T29FET (1.05V FET Input)
- =PP1V05_T29_FET (1.05V FET Output)


Signal aliases required by this page:

- =T29_CLKREQ_L
- T29_RESET_L


BOM options provided by this page:

(NONE)


T29 CLKREQ# ISOLATION



Supervisor & CLKREQ# Isolation




3.3V T29 Switch



Part	TPS22924C
Type	Load Switch
R(on)	18 mOhm Typ 50 mOhm Max

1.05V T29 Switch



SYNC MASTER=K62_AARON		SYNC DATE=(MASTER)	
PAGE TITLE			
T29 POWER			
 Apple Inc.		DRAWING NUMBER	051-8442
		SIZE	D
		REVISION	10.1.0
		BRANCH	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	89 OF 110
		SHEET	81 OF 101

Page Notes


Power aliases required by this page:

- =PP12V_S0_LCD
- =PP3V3_S0_VIDEO


Signal aliases required by this page:
(NONE)

BOM options provided by this page:
IG, MXM, MLB_PNL_PWR, LCD_PNL_PWR

INTERNAL DP INTERFACE




INTERNAL DP POWER



BACKLIGHT CONTROL SUPPORT

guarantee backlight is
only on when Panel has valid video



PAGE 1/111		SYNC DATE=N/A	
Display: Int DP Connector		DRAWING NUMBER	051-8442
Apple Inc.		REVISION	10.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	90 OF 110
		SHEET	82 OF 101

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---



4	3	2	1
---	---	---	---




(*) U9410 tolerance unknown ^{T29} D910

3V3 (DR) / 3V0 (T30)	PORTB	SUPPLY
----------------------	-------	--------




DSN2

A



SYNC MASTER=K62 AARON		SYNC DATE=N/A	
PAGE TITLE		Internal DP MUXing	
Apple Inc.		DRAWING NUMBER	051-8442
		REVISION	10.1.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	92 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	84 OF 101
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---



A B C D



8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---



D

C

B

A


D

C


B

A


DisplayPort/T29 B Connector




T29 BIAS RC




DP BIAS CAPS



SYNC MASTER=(MASTER)		SYNC DATE=(MASTER)	
PAGE TITLE		DisplayPort/T29 B Connector	
 Apple Inc.		DRAWING NUMBER	051-8442
		REVISION	10.1.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	96 OF 110
		SHEET	88 OF 101





Current numbers from Vendor slide (<REDACTED> power measure 1.ppt), emailed 6/21/2010, TDP @ 90C.

SYNC_MASTER=(MASTER)		SYNC_DATE=(MASTER)	
PAGE TITLE			
T29 Host (2 of 2)			
	Apple Inc.	DRAWING NUMBER	051-8442
		SIZE	D
		REVISION	10.1.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	98 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	90 OF 101
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

MEMORY BUS CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
MEM_42S	*	=42_OHM_SE	=42_OHM_SE	=42_OHM_SE	=42_OHM_SE	=STANDARD	=STANDARD
MEM_39S	*	=39_OHM_SE	=39_OHM_SE	=39_OHM_SE	=39_OHM_SE	=STANDARD	=STANDARD
MEM_34S	*	=34_OHM_SE	=34_OHM_SE	=34_OHM_SE	=34_OHM_SE	=STANDARD	=STANDARD
MEM_68D	*	=68_OHM_DIFF	=68_OHM_DIFF	=68_OHM_DIFF	=68_OHM_DIFF	=68_OHM_DIFF	=68_OHM_DIFF
MEM_42S_D	*	=42_OHM_SE	=42_OHM_SE	=42_OHM_SE	=42_OHM_SE	0.1016 MM	0.1016 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=5:1_SPACING	?
MEM_CTRL2CTRL	*	=2.5:1_SPACING	?
MEM_CTRL2MEM	*	=3.5:1_SPACING	?
MEM_CMD2CMD	*	=2:1_SPACING	?
MEM_CMD2MEM	*	=3.5:1_SPACING	?
MEM_DQ_SAMEBYTE	*	=3:1_SPACING	?
MEM_DQ_DIFFBYTE	*	=5:1_SPACING	?
MEM_DATA2MEM	*	=4:1_SPACING	?
MEM_DQS2MEM	*	=4:1_SPACING	?
MEM_20THER	*	=5:1_SPACING	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2MEM
MEM_CLK	*	*	MEM_20THER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CTRL	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	*	*	MEM_20THER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL
MEM_CTRL	*	*	MEM_20THER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQS	MEM_CTRL	*	MEM_DQS2MEM
MEM_DQS	MEM_CMD	*	MEM_DQS2MEM
MEM_DQS	MEM_DQ_BYTE0	*	MEM_DQS2MEM
MEM_DQS	MEM_DQ_BYTE1	*	MEM_DQS2MEM
MEM_DQS	MEM_DQ_BYTE2	*	MEM_DQS2MEM
MEM_DQS	MEM_DQ_BYTE3	*	MEM_DQS2MEM
MEM_DQS	MEM_DQ_BYTE4	*	MEM_DQS2MEM
MEM_DQS	MEM_DQ_BYTE5	*	MEM_DQS2MEM
MEM_DQS	MEM_DQ_BYTE6	*	MEM_DQS2MEM
MEM_DQS	MEM_DQ_BYTE7	*	MEM_DQS2MEM
MEM_DQS	*	*	MEM_20OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQ_BYTE5	MEM_CTRL	*	MEM_DATA2MEM
MEM_DQ_BYTE5	MEM_CMD	*	MEM_DATA2MEM
MEM_DQ_BYTE5	MEM_DQ_BYTE5	*	MEM_DQ_SAMEBYTE
MEM_DQ_BYTE5	MEM_DQ_BYTE6	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE5	MEM_DQ_BYTE7	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE5	*	*	MEM_20THOR

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQ_BYTE6	MEM_CTRL	*	MEM_DATA2MEM
MEM_DQ_BYTE6	MEM_CMD	*	MEM_DATA2MEM
MEM_DQ_BYTE6	MEM_DQ_BYTE6	*	MEM_DQ_SAMEBYTE
MEM_DQ_BYTE6	MEM_DQ_BYTE7	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE6	*	*	MEM_20THOR

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQ_BYTE7	MEM_CTRL	*	MEM_DATA2MEM
MEM_DQ_BYTE7	MEM_CMD	*	MEM_DATA2MEM
MEM_DQ_BYTE7	MEM_DQ_BYTE7	*	MEM_DQ_SAMEBYTE
MEM_DQ_BYTE7	*	*	MEM_20OTHER

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQ_BYTE0	MEM_CTRL	*	MEM_DATA2MEM
MEM_DQ_BYTE0	MEM_CMD	*	MEM_DATA2MEM
MEM_DQ_BYTE0	MEM_DQ_BYTE0	*	MEM_DQ_SAMEBYTE
MEM_DQ_BYTE0	MEM_DQ_BYTE1	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE0	MEM_DQ_BYTE2	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE0	MEM_DQ_BYTE3	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE0	MEM_DQ_BYTE4	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE0	MEM_DQ_BYTE5	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE0	MEM_DQ_BYTE6	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE0	MEM_DQ_BYTE7	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE0	*	*	MEM_Z0THOR

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQ_BYTE1	MEM_CTRL	*	MEM_DATA2MEM
MEM_DQ_BYTE1	MEM_CMD	*	MEM_DATA2MEM
MEM_DQ_BYTE1	MEM_DQ_BYTE1	*	MEM_DQ_SAMEBYTE
MEM_DQ_BYTE1	MEM_DQ_BYTE2	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE1	MEM_DQ_BYTE3	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE1	MEM_DQ_BYTE4	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE1	MEM_DQ_BYTE5	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE1	MEM_DQ_BYTE6	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE1	MEM_DQ_BYTE7	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE1	*	*	MEM_20THOR

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQ_BYTE2	MEM_CTRL	*	MEM_DATA2MEM
MEM_DQ_BYTE2	MEM_CMD	*	MEM_DATA2MEM
MEM_DQ_BYTE2	MEM_DQ_BYTE2	*	MEM_DQ_SAMEBYTE
MEM_DQ_BYTE2	MEM_DQ_BYTE3	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE2	MEM_DQ_BYTE4	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE2	MEM_DQ_BYTE5	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE2	MEM_DQ_BYTE6	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE2	MEM_DQ_BYTE7	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE2	*	*	MEM_ZOTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQ_BYTE3	MEM_CTRL	*	MEM_DATA2MEM
MEM_DQ_BYTE3	MEM_CMD	*	MEM_DATA2MEM
MEM_DQ_BYTE3	MEM_DQ_BYTE3	*	MEM_DQ_SAMEBYTE
MEM_DQ_BYTE3	MEM_DQ_BYTE4	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE3	MEM_DQ_BYTE5	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE3	MEM_DQ_BYTE6	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE3	MEM_DQ_BYTE7	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE3	*	*	MEM_ZOTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQ_BYTE4	MEM_CTRL	*	MEM_DATA2MEM
MEM_DQ_BYTE4	MEM_CMD	*	MEM_DATA2MEM
MEM_DQ_BYTE4	MEM_DQ_BYTE4	*	MEM_DQ_SAMEBYTE
MEM_DQ_BYTE4	MEM_DQ_BYTE5	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE4	MEM_DQ_BYTE6	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE4	MEM_DQ_BYTE7	*	MEM_DQ_DIFFBYTE
MEM_DQ_BYTE4	*	*	MEM_20THOR

Memory Net Properties

ELECTRICAL CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
□□		MEM_68D	MEM_CLK	MEM A CLK P<3..0>	12 32
		MEM_68D	MEM_CLK	MEM A CLK N<3..0>	12 32
□□□		MEM_39S	MEM_CTRL	MEM A CKE<3..0>	12 30
		MEM_39S	MEM_CTRL	MEM A CS L<3..0>	12 30
		MEM_39S	MEM_CTRL	MEM A ODT<3..0>	12 30
□□□□		MEM_34S	MEM_CMD	MEM A A<15..0>	12 30
		MEM_34S	MEM_CMD	MEM A BA<2..0>	12 30
		MEM_34S	MEM_CMD	MEM A RAS L	12 30
		MEM_34S	MEM_CMD	MEM A CAS L	12 30
		MEM_34S	MEM_CMD	MEM A WE L	12 30
□□□□□		MEM_42S	MEM_DQ_BYTE0	MEM A DQ<7..0>	12 32
		MEM_42S	MEM_DQ_BYTE1	MEM A DQ<15..8>	12 32
		MEM_42S	MEM_DQ_BYTE2	MEM A DQ<23..16>	12 32
		MEM_42S	MEM_DQ_BYTE3	MEM A DQ<31..24>	12 32
		MEM_42S	MEM_DQ_BYTE4	MEM A DQ<39..32>	12 32
		MEM_42S	MEM_DQ_BYTE5	MEM A DQ<47..40>	12 32
		MEM_42S	MEM_DQ_BYTE6	MEM A DQ<55..48>	12 32
		MEM_42S	MEM_DQ_BYTE7	MEM A DQ<63..56>	12 32
□□□□□□		MEM_42S_D	MEM_DQS	MEM A DQS P<0>	12 32
		MEM_42S_D	MEM_DQS	MEM A DQS N<0>	12 32
		MEM_42S_D	MEM_DQS	MEM A DQS P<1>	12 32
		MEM_42S_D	MEM_DQS	MEM A DQS N<1>	12 32
		MEM_42S_D	MEM_DQS	MEM A DQS P<2>	12 32
		MEM_42S_D	MEM_DQS	MEM A DQS N<2>	12 32
		MEM_42S_D	MEM_DQS	MEM A DQS P<3>	12 32
		MEM_42S_D	MEM_DQS	MEM A DQS N<3>	12 32
		MEM_42S_D	MEM_DQS	MEM A DQS P<4>	12 32
		MEM_42S_D	MEM_DQS	MEM A DQS N<4>	12 32
		MEM_42S_D	MEM_DQS	MEM A DQS P<5>	12 32
		MEM_42S_D	MEM_DQS	MEM A DQS N<5>	12 32
		MEM_42S_D	MEM_DQS	MEM A DQS P<6>	12 32
		MEM_42S_D	MEM_DQS	MEM A DQS N<6>	12 32
□□□□		MEM_42S_D	MEM_DQS	MEM A DQS P<7>	12 32
		MEM_42S_D	MEM_DQS	MEM A DQS N<7>	12 32
		MEM_50S	PM	MEM RESET L	30 31 32 100

MEMORY MISC PROPERTIES

		NET_TYPE		
VOLTAGE	PHYSICAL	SPACING	VOLTAGE	
	MEN_POWER_PHY	MEN_POWER	CPU_DIMM_VREF_A	
	MEN_POWER_PHY	MEN_POWER	CPU_DIMM_VREF_B	
	MEN_POWER_PHY	MEN_POWER	CPU_DDR_VREF	11 28
	MEN_POWER_PHY	MEN_POWER	VREFMARGIN_DIMMA_DACOUT	28
	MEN_POWER_PHY	MEN_POWER	VREFMARGIN_DIMMA_OPFB	28
	MEN_POWER_PHY	MEN_POWER	VREFMARGIN_DIMMA_DQ	28
	MEN_POWER_PHY	MEN_POWER	CPU_DIMM_VREF_A_SW	
	MEN_POWER_PHY	MEN_POWER	VREFMARGIN_DIMMB_DACOUT	28
	MEN_POWER_PHY	MEN_POWER	VREFMARGIN_DIMMB_OPFB	28
	MEN_POWER_PHY	MEN_POWER	VREFMARGIN_DIMMB_DQ	28
	MEN_POWER_PHY	MEN_POWER	CPU_DIMM_VREF_B_SW	

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_POWER_WIDTH	*	Y	0.500 MM	0.250 MM	=STANDARD	=STANDARD	=STANDARD

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_POWER_PHY	*	MEM_POWER_WIDTH	MEM_POWER	*	=3:1_SPACING	?

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
		MEM_68D	MEM_CLK	MEM B CLK P<3..0>	12 32
		MEM_68D	MEM_CLK	MEM B CLK N<3..0>	12 32
		MEM_39S	MEM_CTLB	MEM B CKE<3..0>	12 31
		MEM_39S	MEM_CTLB	MEM B CS L<3..0>	12 31
		MEM_39S	MEM_CTLB	MEM B ODT<3..0>	12
		MEM_34S	MEM_CMD	MEM B A<15..0>	12 31
		MEM_34S	MEM_CMD	MEM B BA<2..0>	12 31
		MEM_34S	MEM_CMD	MEM B RAS L	12 31
		MEM_34S	MEM_CMD	MEM B CAS L	12 31
		MEM_34S	MEM_CMD	MEM B WE L	12 31
		MEM_42S	MEM_DQ_BYTE0	MEM B DQ<7..0>	12 32
		MEM_42S	MEM_DQ_BYTE1	MEM B DQ<15..8>	12 32
		MEM_42S	MEM_DQ_BYTE2	MEM B DQ<23..16>	12 32
		MEM_42S	MEM_DQ_BYTE3	MEM B DQ<31..24>	12 32
		MEM_42S	MEM_DQ_BYTE4	MEM B DQ<39..32>	12 32
		MEM_42S	MEM_DQ_BYTE5	MEM B DQ<47..40>	12 32
		MEM_42S	MEM_DQ_BYTE6	MEM B DQ<55..48>	12 32
		MEM_42S_D	MEM_DQS	MEM B DQS P<0>	12 32
		MEM_42S_D	MEM_DQS	MEM B DQS N<0>	12 32
		MEM_42S_D	MEM_DQS	MEM B DQS P<1>	12 32
		MEM_42S_D	MEM_DQS	MEM B DQS N<1>	12 32
		MEM_42S_D	MEM_DQS	MEM B DQS P<2>	12 32
		MEM_42S_D	MEM_DQS	MEM B DQS N<2>	12 32
		MEM_42S_D	MEM_DQS	MEM B DQS P<3>	12 32
		MEM_42S_D	MEM_DQS	MEM B DQS N<3>	12 32
		MEM_42S_D	MEM_DQS	MEM B DQS P<4>	12 32
		MEM_42S_D	MEM_DQS	MEM B DQS N<4>	12 32
		MEM_42S_D	MEM_DQS	MEM B DQS P<5>	12 32
		MEM_42S_D	MEM_DQS	MEM B DQS N<5>	12 32
		MEM_42S_D	MEM_DQS	MEM B DQS P<6>	12 32
		MEM_42S_D	MEM_DQS	MEM B DQS N<6>	12 32
		MEM_42S_D	MEM_DQS	MEM B DQS P<7>	12 32
		MEM_42S_D	MEM_DQS	MEM B DQS N<7>	12 32

SYNCH MASTER=K62 ROSITA		SYNCH DATE=01/09/2011	
PAGE TITLE			
Memory Constraints			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-8442	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV. ALL RIGHTS RESERVED		REVISION	
			10.1.0
		BRANCH	
		PAGE	101 OF 110
		SHEET	
			92 OF 101

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_850	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
CLK_PCIE_960	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	=4X_DIELECTRIC	?
CLK_PCIE	*	0.5 MM	?

CPU

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_56S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_RCOMP_PHY	*	Y	0.254 MM	0.280 MM	3.0 MM	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_ITP	*	0.2 MM	?
CPU_RCOMP	*	0.2 MM	?

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	*	=6:1_SPACING	?	SATA	TOP,BOTTOM	=6:1_SPACING	?

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
SATA	PHYSICAL	SPACING		
H80D	SATA_90D	SATA	SATA SSD R2D C P	18 42
H80P	SATA_90D	SATA	SATA SSD R2D C N	18 42
H80R	SATA_90D	SATA	SATA SSD R2D P	42
H80S	SATA_90D	SATA	SATA SSD R2D N	42
H80U	SATA_90D	SATA	SATA SSD D2R P	18 42
H80V	SATA_90D	SATA	SATA SSD D2R N	18 42
H80W	SATA_90D	SATA	SATA SSD D2R C P	42
H80X	SATA_90D	SATA	SATA SSD D2R C N	42
PCIE				
H82E	PCIE_85D	PCIE	PCIE USB3_1 R2D P	
H82G	PCIE_85D	PCIE	PCIE USB3_1 R2D N	
H82H	PCIE_85D	PCIE	PCIE USB3_1 R2D C P	
H82J	PCIE_85D	PCIE	PCIE USB3_1 R2D C N	
H82K	PCIE_85D	PCIE	PCIE USB3_1 D2R P	
H82L	PCIE_85D	PCIE	PCIE USB3_1 D2R N	
H82M	PCIE_85D	PCIE	PCIE USB3_1 D2R C P	
H82N	PCIE_85D	PCIE	PCIE USB3_1 D2R C N	
H82P	PCIE_85D	PCIE	PCIE USB3_2 R2D P	
H82Q	PCIE_85D	PCIE	PCIE USB3_2 R2D N	
H82R	PCIE_85D	PCIE	PCIE USB3_2 R2D C P	
H82S	PCIE_85D	PCIE	PCIE USB3_2 R2D C N	
H82T	PCIE_85D	PCIE	PCIE USB3_2 D2R P	
H82U	PCIE_85D	PCIE	PCIE USB3_2 D2R N	
H82V	PCIE_85D	PCIE	PCIE USB3_2 D2R C P	
H82W	PCIE_85D	PCIE	PCIE USB3_2 D2R C N	
CPU_I7P				
H83D	CPU_56S	CPU_I7P	XDP_BPM_L<7..0>	11 25
H83E	CPU_56S	CPU_I7P	CPU_CFG<17..0>	10 15 25
H83F	CPU_56S	CPU_I7P	XDP_OBSDATA_B<3..0>	25
H83G	CPU_56S	CPU_I7P	XDP_CPU_CFG<0>	25
H83H	CPU_56S	CPU_I7P	XDP_CPU_TDO	11 25
H83J	CPU_56S	CPU_I7P	XDP_CPU_TDI	11 25
H83K	CPU_56S	CPU_I7P	XDP_CPU_TMS	11 25
H83L	CPU_56S	CPU_I7P	XDP_CPU_TCK	11 25
H83M	CPU_56S	CPU_I7P	XDP_CPU_TRST_L	11 25
CPU_MISC				
H83P	CPU_RC0MP_PHY	CPU_RC0MP	CPU_PEG_C0MP	10

ANY OTHER LYNNFIELD CONSTRAINTS NOT COVERED ON PAGES 101 AND 107 SHOULD GO ON THIS PAGE TOO

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
PCIE GRAPHICS		PHYSICAL	SPACING	
	PCIE_R5D	PCIE	PEG R2D C P<15..0>	9 78
	PCIE_R5D	PCIE	PEG R2D C N<15..0>	9 78
	PCIE_R5D	PCIE	PEG D2R P<15..0>	9 78
	PCIE_R5D	PCIE	PEG D2R N<15..0>	9 78
	PCIE_R5D	PCIE	MXM PCIE R2D P<7..0>	76 78
	PCIE_R5D	PCIE	MXM PCIE R2D N<7..0>	76 78
	PCIE_R5D	PCIE	MXM PCIE D2R P<7..0>	76 78
	PCIE_R5D	PCIE	MXM PCIE D2R N<7..0>	76 78
PCIE I/O				
	PCIE_R5D	PCIE	PCIE MINI R2D P	33
	PCIE_R5D	PCIE	PCIE MINI R2D N	33
	PCIE_R5D	PCIE	PCIE MINI R2D C P	18 33
	PCIE_R5D	PCIE	PCIE MINI R2D C N	18 33
	PCIE_R5D	PCIE	PCIE MINI D2R P	18 33
	PCIE_R5D	PCIE	PCIE MINI D2R N	18 33
PCIE FW R2D P				
	PCIE_R5D	PCIE	PCIE FW R2D N	39
	PCIE_R5D	PCIE	PCIE FW R2D C P	18 39
	PCIE_R5D	PCIE	PCIE FW R2D C N	18 39
	PCIE_R5D	PCIE	PCIE FW D2R P	18 39
	PCIE_R5D	PCIE	PCIE FW D2R N	18 39
	PCIE_R5D	PCIE	PCIE FW D2R C P	39
	PCIE_R5D	PCIE	PCIE FW D2R C N	39
DMI				
	CLK_PCIE_90D	CLK_PCIE	DMI MIDBUS CLK100M N	
	CLK_PCIE_90D	CLK_PCIE	DMI MIDBUS CLK100M P	
	CLK_PCIE_90D	CLK_PCIE	DMI CLK100M CPU N	11 18
	CLK_PCIE_90D	CLK_PCIE	DMI CLK100M CPU P	11 18
	PCIE_R5D	PCIE	DMI S2N P<3..0>	18 19
	PCIE_R5D	PCIE	DMI S2N N<3..0>	18 19
	PCIE_R5D	PCIE	DMI N2S P<3..0>	18 19
	PCIE_R5D	PCIE	DMI N2S N<3..0>	18 19
PCIE REF CLOCKS				
	CLK_PCIE_90D	CLK_PCIE	GPU CLK100M PCIE P	9
	CLK_PCIE_90D	CLK_PCIE	GPU CLK100M PCIE N	9
	CLK_PCIE_90D	CLK_PCIE	PCIE CLK100M MINI P	18 33
	CLK_PCIE_90D	CLK_PCIE	PCIE CLK100M MINI N	18 33
	CLK_PCIE_90D	CLK_PCIE	PCIE CLK100M FW P	18 39
	CLK_PCIE_90D	CLK_PCIE	PCIE CLK100M FW N	18 39
	ENET_100D	ENET_MIT	PCIE CLK100M ENET P	18 37
	ENET_100D	ENET_MIT	PCIE CLK100M ENET N	18 37
SATA				
	SATA_90D	SATA	SATA HDD R2D C P	18 42
	SATA_90D	SATA	SATA HDD R2D C N	18 42
	SATA_90D	SATA	SATA HDD R2D P	42
	SATA_90D	SATA	SATA HDD R2D N	18 42
	SATA_90D	SATA	SATA HDD D2R P	18 42
	SATA_90D	SATA	SATA HDD D2R N	18 42
	SATA_90D	SATA	SATA HDD D2R C P	42
	SATA_90D	SATA	SATA HDD D2R C N	42
	SATA_90D	SATA	SATA ODD R2D C P	18 42
	SATA_90D	SATA	SATA ODD R2D C N	18 42
	SATA_90D	SATA	SATA ODD R2D P	42
	SATA_90D	SATA	SATA ODD R2D N	42
	SATA_90D	SATA	SATA ODD D2R P	18 42
	SATA_90D	SATA	SATA ODD D2R N	18 42
	SATA_90D	SATA	SATA ODD D2R C P	42
	SATA_90D	SATA	SATA ODD D2R C N	42
CLOCKS				
	CLK_PCIE_90D	CLK_PCIE	PCH CLK100M DMI P	18 26
	CLK_PCIE_90D	CLK_PCIE	PCH CLK100M DMI N	18 26
	CLK_PCIE_90D	CLK_PCIE	PCH CLK96M D0T P	18 26
	CLK_PCIE_90D	CLK_PCIE	PCH CLK96M D0T N	18 26
	CLK_PCIE_90D	CLK_PCIE	PCH CLK100M SATA P	18 26
	CLK_PCIE_90D	CLK_PCIE	PCH CLK100M SATA N	18 26
	CLK_PCIE_90D	CLK_PCIE	ITPXD0P CLK100M N	18 25
	CLK_PCIE_90D	CLK_PCIE	ITPXD0P CLK100M P	18 25
	CLK_PCIE_90D	CLK_PCIE	ITPCPU CLK100M N	11 18
	CLK_PCIE_90D	CLK_PCIE	ITPCPU CLK100M P	11 18
	CLK_PCIE_90D	CLK_PCIE	XDP CPU CLK100M N	25
	CLK_PCIE_90D	CLK_PCIE	XDP CPU CLK100M P	25
UNUSED CLOCKS				
	CLK_PCIE_90D	CLK_PCIE	TP CLK133M PCH N	26
	CLK_PCIE_90D	CLK_PCIE	TP CLK133M PCH P	26
UNUSED PCIE				
	PCIE_R5D	PCIE	MXM PCIE R2D P<8..15>	76 78
	PCIE_R5D	PCIE	MXM PCIE R2D N<8..15>	76 78
	PCIE_R5D	PCIE	MXM PCIE D2R P<8..15>	76 78
	PCIE_R5D	PCIE	MXM PCIE D2R N<8..15>	76 78

SYNC MASTER=K62 ROSITA		SYNC DATE=01/09/2011	
PAGE TITLE		PAGE NUMBER	
PCIE/DMI/FDI/SATA CONSTRAINTS		PAGE TOTAL	
 Apple Inc.		DRAWING NUMBER	SIZE
		051-8442	D
		REVISION	
		10.1.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	
		102 OF 110	
		SHEET	
		93 OF 101	

D

CB

A

A

B

A

B

A

B


A

B

A

B

A



CAESAR II (ETHERNET) CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
ENET_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MII	*	0.3 MM	?
ENET_SE	*	=STANDARD	?

SOURCE : BROADCOM 5764M-DS04-RDS. PAGE 38

CAESAR II (ETHERNET) CONSTRAINTS

[illegible]

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_DIFF	*	0.6 MM	?
ENET_DIFF2DIFF	*	=3:1_SPACING	?
ENET_20THER	*	=50MIL_SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
50MIL_SPACING	*	1.27 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
ENET_DIFF	ENET_DIFF	*	ENET_DIFF2DIFF
ENET_DIFF_T	*	*	ENET_20THER

CAESAR IV (SD) CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SD_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SD	*	=3:1_SPACING	?

FireWire Interface Constraints

[illegible]

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
FW_TP	*	=3:1_SPACING	?

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
USB_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=3:1_SPACING	?	USB	TOP,BOTTOM	=4x_DIELECTRIC	?

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
		ENET_56S	ENET_SE	ENET RDAC 37
		CLK_PCH_55S	XTAL	ENET_CLK25M_XTALI 36 37
		CLK_PCH_55S	XTAL	ENET_CLK25M_XTALO 36 37
		CLK_PCH_55S	XTAL	ENET_CLK25M_XTALO_R 36
		ENET_100D	ENET_DIEF	ENETCONN MDI P<3..0> 37 38
		ENET_100D	ENET_DIEF	ENETCONN MDI N<3..0> 37 38
		ENET_100D	ENET_DIEF_T	ENETCONN MDI T P<3..0> 38
		ENET_100D	ENET_DIEF_T	ENETCONN MDI T N<3..0> 38
		PCIE_85D	ENET_MII	PCIE ENET R2D P 37
		PCIE_85D	ENET_MII	PCIE ENET R2D N 37
		PCIE_85D	ENET_MII	PCIE ENET D2R P 18 37
		PCIE_85D	ENET_MII	PCIE ENET D2R N 18 37
		PCIE_85D	ENET_MII	PCIE ENET R2D C P 18 37
		PCIE_85D	ENET_MII	PCIE ENET R2D C N 18 37
		PCIE_85D	ENET_MII	PCIE ENET D2R C P 18 37
		PCIE_85D	ENET_MII	PCIE ENET D2R C N 37
		SD_56S	SD	ENET SD CMD 37
		SD_56S	SD	SDCONN CMD 37 46
		SD_56S	SD	SDCONN CLK 37 46
		SD_56S	SD	ENET SD CLK 37
		SD_56S	SD	SDCONN_DATA<7..0> 37 46
		SD_56S	SD	ENET_CR_DATA<7..0> 37
		SD_56S	PW	ENET_MEDIA_SENSE 15 18 37
		SD_56S	SD	ENET_MEDIA_SENSE_R 37
		SD_56S	SD	ENET_SD_DETECT_L 37
		SD_56S	PW	SDCONN_DETECT_BUF_L 100

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
	USB_900	USB	USB_EXTA_P	34 43
H259	USB_900	USB	USB_EXTA_N	34 43
H259	USB_900	USB	USB_PORT0_P	43
H259	USB_900	USB	USB_PORT0_N	43
H259	USB_900	USB	USB_EXTB_P	35 43
H259	USB_900	USB	USB_EXTB_N	35 43
H259	USB_900	USB	USB_PORT1_P	43
H259	USB_900	USB	USB_PORT1_N	43
H259	USB_900	USB	USB_EXTC_P	34 43
H259	USB_900	USB	USB_EXTC_N	34 43
H259	USB_900	USB	USB_PORT2_P	43
H259	USB_900	USB	USB_PORT2_N	43
H259	USB_900	USB	USB_EXTD_P	35 43
H259	USB_900	USB	USB_EXTD_N	35 43
H259	USB_900	USB	USB_D_MUXED_P	43
H259	USB_900	USB	USB_D_MUXED_N	43
H259	USB_900	USB	USB_PORT3_P	43
H259	USB_900	USB	USB_PORT3_N	43
H259	USB_900	USB	USB_CAMERA_P	20 44
H259	USB_900	USB	USB_CAMERA_N	20 44
H259	USB_900	USB	USB_CAMERA_L_P	44 101
H259	USB_900	USB	USB_CAMERA_L_N	44 101
H259	USB_900	USB	USB_BT_P	35 44
H259	USB_900	USB	USB_BT_N	35 44
H259	USB_900	USB	USB_BT_L_P	44 101
H259	USB_900	USB	USB_BT_L_N	44 101
H259	USB_900	USB	USB_IR_P	34 44
H259	USB_900	USB	USB_IR_N	34 44
H259	USB_900	USB	USB_IR_L_P	44 101
H259	USB_900	USB	USB_IR_L_N	44 101
H259	USB_900	USB	USB_SDCARD_P	34 44
H259	USB_900	USB	USB_SDCARD_N	34 44
H259	USB_900	USB	USB_SDCARD_L_P	44
H259	USB_900	USB	USB_SDCARD_L_N	44
H259	USB_900	USB	USB_HUB1_UP_P	20 34
H259	USB_900	USB	USB_HUB1_UP_N	20 34
H259	USB_900	USB	USB_HUB2_UP_P	20 35
H259	USB_900	USB	USB_HUB2_UP_N	20 35
H259	USB_900	USB	USB_HUB2UNUSED_P	35
H259	USB_900	USB	USB_HUB2UNUSED_N	35

FireWire Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
	PHYSICAL	SPACING		
	CLK_PCH_55S	XTAL	FW CLK24P576M_X0	39
	CLK_PCH_55S	XTAL	FW CLK24P576M_X0_R	39
	CLK_PCH_55S	XTAL	FW CLK24P576M_XI	39
	FW_1160	FW_TP	FW PORT0_TPA_P	40 41
	FW_1160	FW_TP	FW PORT0_TPA_N	40 41
	FW_1160	FW_TP	FW PORT0_TPB_P	40 41
	FW_1160	FW_TP	FW PORT0_TPB_N	40 41
UNUSED FW NETS PHYSICAL PROPERTIES				
	FW_1160	FW_TP	FW P1_TPA_P	39 40
	FW_1160	FW_TP	FW P1_TPA_N	39 40
	FW_1160	FW_TP	FW P2_TPA_P	39 40
	FW_1160	FW_TP	FW P2_TPA_N	39 40
	FW_1160	FW_TP	FW P1_TPB_P	39 40
	FW_1160	FW_TP	FW P1_TPB_N	39 40
	FW_1160	FW_TP	FW P2_TPB_P	39 40
	FW_1160	FW_TP	FW P2_TPB_N	39 40

SYNC MASTER=K62 MARK		SYNC DATE=01/09/2011	
PAGE 1 TITLE			
USB/ENET/SD/FW/AUD CONSTRAINTS			
 Apple Inc.		DRAWING NUMBER 051-8442	
		SIZE D	
		REVISION 10.1.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 104 OF 110	
		SHEET 95 OF 101	

D

C

B

A

D

C

B

A

UNUSED VIDEO NET PHYSICAL CONSTRAINTS

SYNC MASTER-K62 AARON		SYNC DATE-06/11/2016	
PAGE TITLE			
GRAPHICS CONSTRAINTS			
 Apple Inc.		DRAWING NUMBER 051-8442	
		SIZE D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION 10.1.0	
		BRANCH 	
		PAGE 105 OF 110	
		SHEET 96 OF 101	

D

CB

A

T29 ELECTRICAL ROUTES

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29	*	=5X_DIELECTRIC	?	T29	TOP, BOTTOM	=7X_DIELECTRIC	?

T29 PCI-EXPRESS (SAME RULE AS PCIE)

T29 SPI INTERFACE CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29_SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29_SPI	*	0.2 MM	?

T29 XTAL CONSTRAINTS

[illegible]

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29_XTAL	*	=4X_DIELECTRIC	?

T29 SMBUS INTERFACE CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29_SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29_SMB	*	=2X_DIELECTRIC	?

GREEN CLOCK CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_25M_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_25M	*	=5X_DIELECTRIC	?

T29 BIAS CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29_COMP	*	0.2 MM	?

T29 NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
	NO_TEST=TRUE	T29_900	T29	T29 R2D C P<3..0> 85 87 89
	NO_TEST=TRUE	T29_900	T29	T29 R2D C N<3..0> 85 87 89
	NO_TEST=TRUE	T29_900	T29	T29 D2R C P<3..0> 85 86 87 88
	NO_TEST=TRUE	T29_900	T29	T29 D2R C N<3..0> 85 86 87 88
	NO_TEST=TRUE	T29_900	T29	T29 R2D P<3..0> 85 87
	NO_TEST=TRUE	T29_900	T29	T29 R2D N<3..0> 85 87
	NO_TEST=TRUE	T29_900	T29	T29 D2R P<3..0> 85 87 89
	NO_TEST=TRUE	T29_900	T29	T29 D2R N<3..0> 85 87 89
	NO_TEST=TRUE	T29_900	T29	T29 R2D C F P<3..0> 85 87
	NO_TEST=TRUE	T29_900	T29	T29 R2D C F N<3..0> 85 87
	NO_TEST=TRUE	T29_900	T29	T29DPA ML P<3..0> 85 86
	NO_TEST=TRUE	T29_900	T29	T29DPA ML N<3..0> 85 86
	NO_TEST=TRUE	T29_900	T29	T29DPB ML P<3..0> 87 88
	NO_TEST=TRUE	T29_900	T29	T29DPB ML N<3..0> 87 88
	NO_TEST=TRUE	T29_900	T29	DP A EXT AUXCH P 85 86
	NO_TEST=TRUE	T29_900	T29	DP A EXT AUXCH N 85 86
	NO_TEST=TRUE	T29_900	T29	DP SDRVA AUXCH C P 85
	NO_TEST=TRUE	T29_900	T29	DP SDRVB AUXCH C N 87
	NO_TEST=TRUE	T29_900	T29	DP B EXT AUXCH P 87 88
	NO_TEST=TRUE	T29_900	T29	DP B EXT AUXCH N 87 88
	NO_TEST=TRUE	T29_900	T29	T29DPA D2R1 AUXCH P 86
	NO_TEST=TRUE	T29_900	T29	T29DPA D2R1 AUXCH N 86
	NO_TEST=TRUE	T29_900	T29	T29DPB D2R3 AUXCH P 88
	NO_TEST=TRUE	T29_900	T29	T29DPB D2R3 AUXCH N 88
	NO_TEST=TRUE	T29_900	T29	T29DPA ML C N<0> 85 86
	NO_TEST=TRUE	T29_900	T29	T29DPA ML C P<0> 85 86
	NO_TEST=TRUE	T29_900	T29	T29DPA ML C N<2> 85 86
	NO_TEST=TRUE	T29_900	T29	T29DPA ML C P<2> 85 86
	NO_TEST=TRUE	T29_900	T29	T29DPB ML C N<0> 87 88
	NO_TEST=TRUE	T29_900	T29	T29DPB ML C P<0> 87 88
	NO_TEST=TRUE	T29_900	T29	T29DPB ML C N<2> 87 88
	NO_TEST=TRUE	T29_900	T29	T29DPB ML C P<2> 87 88
	NO_TEST=TRUE	PCIE_850	PCIE	PCIE T29 R2D P<3..0> 89
	NO_TEST=TRUE	PCIE_850	PCIE	PCIE T29 R2D N<3..0> 89
	NO_TEST=TRUE	PCIE_850	PCIE	PCIE T29 R2D C P<3..0> 18 89
	NO_TEST=TRUE	PCIE_850	PCIE	PCIE T29 R2D C N<3..0> 18 89
	NO_TEST=TRUE	PCIE_850	PCIE	PCIE T29 D2R P<3..0> 18 89
	NO_TEST=TRUE	PCIE_850	PCIE	PCIE T29 D2R N<3..0> 18 89
	NO_TEST=TRUE	PCIE_850	PCIE	PCIE T29 D2R C P<3..0> 18 89
	NO_TEST=TRUE	PCIE_850	PCIE	PCIE T29 D2R C N<3..0> 18 89
	NO_TEST=TRUE	CLK_PCIE_900	CLK_PCIE	PCIE CLK100M T29 P 18 89
	NO_TEST=TRUE	CLK_PCIE_900	CLK_PCIE	PCIE CLK100M T29 N 18 89
	NO_TEST=TRUE	DP_850	DISPLAYPORT	DP T29SRC ML C P<3..0> 84
	NO_TEST=TRUE	DP_850	DISPLAYPORT	DP T29SRC ML C N<3..0> 84
	NO_TEST=TRUE	DP_850	DISPLAYPORT	DP T29SRC ML P<3..0> 84 89
	NO_TEST=TRUE	DP_850	DISPLAYPORT	DP T29SRC ML N<3..0> 84 89
	NO_TEST=TRUE	DP_850	DISPLAYPORT	DP T29SNK0 ML P<3..0> 89
	NO_TEST=TRUE	DP_850	DISPLAYPORT	DP T29SNK0 ML N<3..0> 89
	NO_TEST=TRUE	DP_850	DISPLAYPORT	DP T29SNK0 AUXCH P 89
	NO_TEST=TRUE	DP_850	DISPLAYPORT	DP T29SNK0 AUXCH N 89
	NO_TEST=TRUE	DP_850	DISPLAYPORT	DP T29SNK0 ML C P<3..0> 79 89
	NO_TEST=TRUE	DP_850	DISPLAYPORT	DP T29SNK0 ML C N<3..0> 79 89
	NO_TEST=TRUE	DP_850	DISPLAYPORT	DP T29SNK0 AUXCH C P 79 89
	NO_TEST=TRUE	DP_850	DISPLAYPORT	DP T29SNK0 AUXCH C N 79 89
	NO_TEST=TRUE	DP_850	DISPLAYPORT	DP T29SNK1 ML P<3..0> 89
	NO_TEST=TRUE	DP_850	DISPLAYPORT	DP T29SNK1 ML N<3..0> 89
	NO_TEST=TRUE	DP_850	DISPLAYPORT	DP T29SNK1 AUXCH P 89
	NO_TEST=TRUE	DP_850	DISPLAYPORT	DP T29SNK1 AUXCH N 89
	NO_TEST=TRUE	DP_850	DISPLAYPORT	DP T29SNK1 ML C P<3..0> 79 89
	NO_TEST=TRUE	DP_850	DISPLAYPORT	DP T29SNK1 ML C N<3..0> 79 89
	NO_TEST=TRUE	DP_850	DISPLAYPORT	DP T29SNK1 AUXCH C P 79 89
	NO_TEST=TRUE	DP_850	DISPLAYPORT	DP T29SNK1 AUXCH C N 79 89
	NO_TEST=TRUE	DP_850	DISPLAYPORT	DP T29SRC AUXCH R C N 84
	NO_TEST=TRUE	DP_850	DISPLAYPORT	DP T29SRC AUXCH R C N 84
	NO_TEST=TRUE	DP_850	DISPLAYPORT	DP T29SRC AUXCH C P 84 89
	NO_TEST=TRUE	DP_850	DISPLAYPORT	DP T29SRC AUXCH C N 84 89
	NO_TEST=TRUE	T29_900	DISPLAYPORT	DP SDRVA AUXCH P 85
	NO_TEST=TRUE	T29_900	DISPLAYPORT	DP SDRVA AUXCH N 85
	NO_TEST=TRUE	T29_900	DISPLAYPORT	DP SDRVB AUXCH P 87
	NO_TEST=TRUE	T29_900	DISPLAYPORT	DP SDRVB AUXCH N 87
	NO_TEST=TRUE	T29_900	DISPLAYPORT	DP SDRVA ML C P<3..0> 85 86
	NO_TEST=TRUE	T29_900	DISPLAYPORT	DP SDRVA ML C N<3..0> 85 86
	NO_TEST=TRUE	T29_900	DISPLAYPORT	DP SDRVA ML P<3..0> 85
	NO_TEST=TRUE	T29_900	DISPLAYPORT	DP SDRVA ML N<3..0> 85
	NO_TEST=TRUE	T29_900	DISPLAYPORT	DP SDRVA ML R P<3..0> 85
	NO_TEST=TRUE	T29_900	DISPLAYPORT	DP SDRVA ML R N<3..0> 85
	NO_TEST=TRUE	T29_900	DISPLAYPORT	DP SDRVB ML C P<3..0> 85
	NO_TEST=TRUE	T29_900	DISPLAYPORT	DP SDRVB ML C N<3..0> 85
	NO_TEST=TRUE	T29_900	DISPLAYPORT	DP SDRVB ML P<3..0> 87
	NO_TEST=TRUE	T29_900	DISPLAYPORT	DP SDRVB ML N<3..0> 87
	NO_TEST=TRUE	T29_900	DISPLAYPORT	DP SDRVB ML R P<3..0> 87
	NO_TEST=TRUE	T29_900	DISPLAYPORT	DP SDRVB ML R N<3..0> 87
	NO_TEST=TRUE	T29_900	DISPLAYPORT	T29 A RSVD N 85
	NO_TEST=TRUE	T29_900	DISPLAYPORT	T29 A RSVD P 85
	NO_TEST=TRUE	T29_900	DISPLAYPORT	T29 B RSVD N 87
	NO_TEST=TRUE	T29_900	DISPLAYPORT	T29 B RSVD P 87

T29 NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
	PHYSICAL	SPACING		
	T29_SPT_55S	T29_SPT	JTAG_T29_TDI	15 21 89
	T29_SPT_55S	T29_SPT	JTAG_T29_TMS	15 18 89
	T29_SPT_55S	T29_SPT	JTAG_T29_TCK	15 21 25 89
	T29_SPT_55S	T29_SPT	JTAG_T29_TDO	15 21 89
H639	T29_SPT_55S	T29_SPT	T29_SPT_M0SI	89
H639	T29_SPT_55S	T29_SPT	T29_SPT_MISO	89
H639	T29_SPT_55S	T29_SPT	T29_SPT_CS_L	89
H639	T29_SPT_55S	T29_SPT	T29_SPT_CLK	89
	CLK_Z5M_55S	CLK_Z5M	SYSCLK_CLKZ5M_T29	89 89 99
	CLK_Z5M_55S	CLK_Z5M	SYSCLK_CLKZ5M_T29_R	89 99
	T29_SMB_55S	T29_SMB	I2C_T29_SDA	49 89
	T29_SMB_55S	T29_SMB	I2C_T29_SCL	49 89
H679	CLK_Z5M_55S	CLK_Z5M	SYSCLK_CLKZ5M_SB	89
H679	CLK_Z5M_55S	CLK_Z5M	SYSCLK_CLKZ5M_ENET	89
H629	CLK_Z5M_55S	CLK_Z5M	ENET_CLKZ5M_XTALI_OSC	36 89
H729	CLK_Z5M_55S	CLK_Z5M	SYSCLK_CLKZ5M_T29_CLK	89 89 99
H639	CLK_Z5M_55S	CLK_Z5M	SYSCLK_CLKZ5M_T29	89 89 99
H629	CLK_Z5M_55S	CLK_Z5M	SYSCLK_CLKZ5M_T29_R	89 99
H629	T29_XTAL_100D	T29_XTAL	SYSCLK_CLKZ5M_X2	89
H639	T29_XTAL_100D	T29_XTAL	SYSCLK_CLKZ5M_X2_R	89
H679	T29_XTAL_100D	T29_XTAL	SYSCLK_CLKZ5M_X1	89
H639	T29_55S	T29_COMP	T29_RSENSE	89
H679	T29_55S	T29_COMP	T29_RBIA5	99
H639	T29_COMP	T29_COMP	T29_A_BIAS	79 83 85 99
H639	T29_COMP	T29_COMP	T29_B_BIAS	79 83 87 99
H639	T29_COMP	T29_COMP	DP_A_BIAS	79 85

PM NET PROPERTIES
(PM, RESET, EN, PG00D)

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PM	*	*	2:1_SPACING
PM_VTT	PM_VTT	*	2:1_SPACING
PM_VTT	*	*	3:1_SPACING
PM_VTT	GND	*	DEFAULT
PM	GND	*	DEFAULT

NET_TYPE		PHYSICAL	SPACING		
PHYSICAL	SPACING				
PM				4V5_REG_EN	56
PM				3V42G3H_SHDN_L	73
PM				ALL_SYS_PWRGD_R	5 32 64
PM				ALL_SYS_PWRGD_SMC	46 64
PM				AP_PWR_EN	20 25 33
PM				AP_MINI_RESET_L	33
PM				AUD_I2C_INT_L	20 62
PM				AUD_IP_PERIPHERAL_DET	20 61
PM				AUD_IPHS_SWITCH_EN	21 62
PM				AUD_SPDIF_IN	60 84 94
PM				AUD_SPDIF_IN_CODEC	56 84
PM				BDV_BKL_PWM	46 84 100
PM				BL_PWM	6 84
PM				BL_EN	6 82
PM				BDV_BKL_PWM	46 84 100
PM				CK505_27MHZ_EN	26
PM				CPUVTT_REG_EN	63
PM_VTT				CPUVTT_REG_PG00D_R	63
PM				CPU_MEM_RESET_L	11 32
PM				CPU_PECI_R	46
PM_VTT				CPU_PWRGD	11 21 25
PM				CPU_RESET_L	11 27
PM				CPU_SKTOCC_L	11 63
PM				CPU_CATERR_L	11
PM				CPU_PECI	11 21 46
PM				CPU_PROCHOT_L	11 47 65
PM				CPU_THRMTRIP_L	11 47
PM				CPU_PROC_SEL	11 19
PM				DEBUG_RESET_L	27 48
PM				DDRVTI_EN	82 84
PM				DP_INT_SPDIF_AUDIO	82 84
PM				DP_INTPNL_HPD	82 84
PM				3V3R2V9_DPAPWR_ADJ	83 98
PM				DP_A_PWRDWN	83
PM				DP_A_PWRDWN_FET_R	83
PM				DP_A_PWRDWN_INV	83
PM				DPAPWRSW_HVEN_L_R	83
PM				DPAPWRSW_CT	83
PM				DPAPWRSW_ILIM	83
PM				DPAPWRSW_IFLT	83
PM				T29_A_HV_EN	83 85
PM				3V3R2V9_DPBWPR_ADJ	83
PM				DP_B_PWRDWN	83
PM				DP_B_PWRDWN_FET_R	83
PM				DP_B_PWRDWN_INV	83
PM				DPBPWRSW_HVEN_L_R	83
PM				DPBPWRSW_CT	83
PM				DPBPWRSW_ILIM	83
PM				DPBPWRSW_IFLT	83
PM				T29_B_HV_EN	83 87
PM				T29_PWR_EN	18 81 100
PM				T29_RESET_RTR_L	81 89
PM				LCD_BL_FILT	84
PM				LCD_BLK_ON_DLY	84
PM				LCD_BL_PWM	84
PM				MXM_PNL_BL_PWM	77 84

NET_TYPE		PHYSICAL	SPACING		
PHYSICAL	SPACING				
PM				ENET_PWR_EN	20 25 36
PM				ENET_LOW_PWR	15 21 37
PM				FW_RESET_L	27 39
PM				ENET_RESET_L	27 36
PM				FW_PME_L	15 21 39
PM				FW_PWR_EN	15 21
PM				FW_CLKREQ_L	15 39
PM				ISOLATE_CPU_MEM_L	21 25 32
PM				LPC_PWRDWN_L	19 46 48
PM				MEM_RESET_L	30 31 32 92
PM				MINI_CLKREQ_L	15 33
PM				MINI_RESET_L	27 33
PM				MXM_CLKREQ_L	9 76
PM				MXM_G00D	5 21 25
PM				ODD_PWR_EN_L	15 21 42
PM				RTC_RESET_L	18 27 100
PM				RSMRST_PWRGD	46 64
PM				RTC_RESET_L	18 27 100
PM				S4_ENABLES	63
PM				SDCONN_STATE_RST_L	95
PM				SDCONN_DETECT_BUF_L	20 25 45
PM				SDCONN_STATE_CHANGE	15 21 44 101
PM				SDCARD_RESET	44
PM				SDCARD_RESET_L	27 44
PM				SDCARD_PLT_RST_L	27 44
PM				SDCARD_PLT_RST_L_R	46 75
PM				SMC_PM_G2_EN	75
PM				SMC_PM_G2_EN_R	75
PM				SMC_PM_G2_EN_L	75
PM				SS_DG_1	75
PM				SS_MSFT_G1	75
PM				USE_HDD_O0B_L	20 51
PM				HDD_O0B_1V00_REF	51
PM				SMC_ADAPTER_EN	19 46 47
PM				SMC_RUNTIME_SCI_L	21 46 47
PM				SMC_WAKE_SCI_L	15 18 21 46
PM				SMC_DELAYED_PWRGD	47 64
PM				SMC_LRESET_L	27 46
PM				SMC_RESET_L	46 47 48
PM				SMC_PROCHOT	46 47
PM				SMC_PROCHOT_3_3_L	46 47
PM				SMC_ONOFF_L	46 47
PM				SMC_MANUAL_RST_L	47
PM				SPI_DESCRIPTOR_OVERRIDE_L	18 46
PM				T29_PWR_EN	18 81 100
PM				T29_RESET_L	27 81
PM				T29_DP_PORTA_PWR_EN	20 25 83 94
PM				T29_DP_PORTA_PWR_EN_REG	83
PM_VTT				XDP_CPUPWRGD	11 25
PM_VTT				XDP_DBRESET_L	11 25
PM_VTT				XDP_PWRGD	25 27
PM				XDPPCH_PLTRST_L	20 25 34
PM				USB_HUB_SOFT_RESET_L	20 25 34
PM				VSYNC_DP_CONN	6 82
PM				VSYNC_DP	82
PM				VIDEO_ON	62
PM				VTT_REG_PG00D_L	63

NET_TYPE		PHYSICAL	SPACING		
PHYSICAL	SPACING				
PM				PLT_RESET_L	20 27
PM_VTT				PLT_RESET_LS1V05_L	11
PM				PM_BATLOW_L	15 19 40
PM				PM_CLK32K_SUSCLK	9 46 94
PM				PM_CLK32K_SUSCLK_R	9 19 94
PM				PM_CLKRUN_L	15 19 46 48
PM				PM_PWRBTN_L	19 25 46
PM				PM_RSMRST_L	27 46
PM				PM_RSMRST_PCH_L	19 27
PM				PCH_SRTCST_L	18
PM				PCH_INTVRMEN_L	18
PM				PCH_DSWVRMEN	19
PM				PCH_DF_TVS	19
PM				PCH_PROCPWRGD	21
PM				PCIE_WAKE_L	19 33 36 79
PM				PM_DSW_PWRGD	19
PM				PM_ASW_PWRGD	19 64
PM				PM_MEM_PWRGD_R	11
PM				PM_EN_DDR1V5_S3_REG	63 72
PM				PM_EN_DDRVTI_S0_REG	32 63 72
PM				PM_EN_P12V_S0_FET	6 63
PM				PM_EN_P1V05_S0_REG	63 68
PM				PM_EN_P1V05_S3_REG	63 74
PM				PM_EN_P1V5_S0_FET	63 74
PM				PM_EN_P1V8_S0_REG	63 72
PM				PM_EN_P3V3_S0_FET	63 74
PM				PM_EN_P3V3_S3_FET	63 74
PM				PM_EN_P3V3_S5_REG	71
PM				PM_EN_P5V_S0_FET	63 74
PM				PM_EN_P5V_S3_REG	63 71
PM				PM_EN_PVCCSA_S0_REG_L	64
PM				PM_EN_VCCSA_S0_CPU	63 65
PM				PM_EN_PVCORE_CPU	63 65
PM_VTT				PM_MEM_PWRGD	11 19 100
PM				PM_MXM_EN	64 77
PM				PM_PCH_PWRGD_R	64
PM				PM_PECI_PWRGD	46 64
PM				PM_PECI_PWRGD_R	46
PM				PM_PG00D_DDR1V5_S3_REG	5 63 72
PM				PM_PG00D_P1V05_S0_REG	63 64 68
PM				PM_PG00D_P1V5_S0_FET	11 64 74
PM				PM_PG00D_P1V8_S0_REG	64 72
PM				PM_PG00D_P3V3_S0_FET	63 64 74
PM				PM_PG00D_P3V3_S3_FET	34 74
PM				PM_PG00D_P3V3_S5_REG	27 64 71
PM				PM_PG00D_P5V_S0_FET	63 64 74
PM				PM_PG00D_MINI	33
PM				PM_PG00D_PVCORE_CPU	5 25 64 65
PM				PM_PG00D_PVCCSA_S0_REG	63 64
PM				PM_PG00D_P5V_S3_REG	63 71 83
PM				PM_PG00D_PVAXG	5 65
PM_VTT				PM_MEM_PWRGD	11 19 100
PM				PM_MEM_PWRGD_L	11
PM				PM_MXM_PG00D	64 77
PM				PM_PCH_PWRGD	19 21 64
PM				PM_SLP_S3_5V	32
PM				PM_SLP_S3_5V_L	32
PM				PM_SLP_S3_5V_R2	32
PM				PM_SLP_S3_L	5 19 26 32 36 46 47 63
PM				PM_SLP_S4_L	5 19 32 46 47 63 100
PM				PM_SLP_S5_L	5 19 46 47 63
PM_VTT				PM_SYNC	11 19
PM				PM_SYSRST_L	19 25 27 46
PM				PM_SYS_PWRGD	19 32 64
PM_VTT				PM_THRMTRIP_L	21 47
PM				PM_SLP_S3_BUF_L	63
PM				PM_SLP_S4_1_L_R	63
PM				PM_SLP_S4_D_L	32
PM				PM_SLP_S4_L	5 19 32 46 47 63 100
PM				PG00D_P1V5_S0_DLY	11
PM				PG00D_1V8_S0_G1	64
PM				PG00D_1V8_S0_G2	64
PM				PG00D_P12V_S0	63 64
PM				PG00D_P1V8_S0	64
PM				PG00D_PCH_S0	5 64
PM				PG00D_PCH_S0_R	64 94
PM				PG00D_SYSPWR0K	64
PM				PG00D_SYSPWR0K_R	64
PM				POWER_BUTTON_L	47
PM				PEG_RESET_L	9 27
PM				PG00D_CPU_S0	64
PM				PG00D_CPU_UNCORE	64 94
PM				PG00D_5V_1V05_3V3	64 94
PM				PG00D_3V3_1V05	64 94
PM				PG00D_12V_S0_G1	64
PM				PG00D_12V_S0_G2	64
PM				9V_COMP_REF	64
PM				12V_COMP_REF	64
PM				ALL_SYS_PWRGD	64 94

SYNC MASTER=K62_JERRY		SYNC DATE=01/09/2011	
PAGE TITLE			
PM RESETS ENABLES PG00D CONST			
 Apple Inc.		DRAWING NUMBER	051-8442
		REVISION	10.1.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	109 OF 110
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	100 OF 101
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

